ATE114871T1 - Ununterbrochene matrix, deren plattengrösse programmierbar ist. - Google Patents

Ununterbrochene matrix, deren plattengrösse programmierbar ist.

Info

Publication number
ATE114871T1
ATE114871T1 AT89310158T AT89310158T ATE114871T1 AT E114871 T1 ATE114871 T1 AT E114871T1 AT 89310158 T AT89310158 T AT 89310158T AT 89310158 T AT89310158 T AT 89310158T AT E114871 T1 ATE114871 T1 AT E114871T1
Authority
AT
Austria
Prior art keywords
scribe lines
fixed
bonding pads
wafer
scribe
Prior art date
Application number
AT89310158T
Other languages
English (en)
Inventor
Piccolo Giovanni Giannella
Original Assignee
Exar Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Exar Corp filed Critical Exar Corp
Application granted granted Critical
Publication of ATE114871T1 publication Critical patent/ATE114871T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Electrochromic Elements, Electrophoresis, Or Variable Reflection Or Absorption Elements (AREA)
  • Bidet-Like Cleaning Device And Other Flush Toilet Accessories (AREA)
  • Dicing (AREA)
AT89310158T 1988-10-07 1989-10-04 Ununterbrochene matrix, deren plattengrösse programmierbar ist. ATE114871T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US25509488A 1988-10-07 1988-10-07
US07/277,169 US5016080A (en) 1988-10-07 1988-11-29 Programmable die size continuous array

Publications (1)

Publication Number Publication Date
ATE114871T1 true ATE114871T1 (de) 1994-12-15

Family

ID=26944426

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89310158T ATE114871T1 (de) 1988-10-07 1989-10-04 Ununterbrochene matrix, deren plattengrösse programmierbar ist.

Country Status (5)

Country Link
US (1) US5016080A (de)
EP (1) EP0363179B1 (de)
JP (1) JPH02181951A (de)
AT (1) ATE114871T1 (de)
DE (1) DE68919636T2 (de)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0465859A (ja) * 1990-07-06 1992-03-02 Fujitsu Ltd ウエハ・スケール集積回路および該回路における信号伝播経路形成方法
US5233221A (en) * 1990-10-24 1993-08-03 International Business Machines Corporation Electronic substrate multiple location conductor attachment technology
JP3027864B2 (ja) * 1991-04-02 2000-04-04 富士電機株式会社 半導体装置の製造方法
JP3479538B2 (ja) 1991-12-26 2003-12-15 テキサス インスツルメンツ インコーポレイテツド 半導体集積回路を製作する方法
JPH07302773A (ja) * 1994-05-06 1995-11-14 Texas Instr Japan Ltd 半導体ウエハ及び半導体装置
US5656851A (en) * 1995-05-18 1997-08-12 Elantec Semiconductor, Inc. Semiconductor wafer having slices and limited scribe areas for implementing die
US5861660A (en) * 1995-08-21 1999-01-19 Stmicroelectronics, Inc. Integrated-circuit die suitable for wafer-level testing and method for forming the same
US5767565A (en) * 1996-07-22 1998-06-16 Alliance Semiconductor Corporation Semiconductor devices having cooperative mode option at assembly stage and method thereof
US6289116B1 (en) * 1996-09-27 2001-09-11 Semiconductor Insights, Inc. Computer-assisted design analysis method for extracting device and interconnect information
CA2216900C (en) 1996-10-01 2001-12-04 Semiconductor Insights Inc. Method to extract circuit information
US6250192B1 (en) 1996-11-12 2001-06-26 Micron Technology, Inc. Method for sawing wafers employing multiple indexing techniques for multiple die dimensions
KR19980063858A (ko) * 1996-12-06 1998-10-07 윌리엄비.켐플러 높은 종횡비를 갖는 집적 회로 칩 및 그 제조 방법
IL135704A (en) 1997-10-29 2008-04-13 Genentech Inc Method of diagnosing neoplastic cell growth by detection of the wnt-1 induced secreted polypeptide wisp-1
US6242767B1 (en) 1997-11-10 2001-06-05 Lightspeed Semiconductor Corp. Asic routing architecture
US6040632A (en) * 1998-01-14 2000-03-21 Lsi Logic Corporation Multiple sized die
TW367603B (en) * 1998-06-20 1999-08-21 United Microelectronics Corp Electrostatic discharge protection circuit for SRAM
US6403449B1 (en) * 2000-04-28 2002-06-11 Micron Technology, Inc. Method of relieving surface tension on a semiconductor wafer
US6480990B1 (en) * 2000-05-01 2002-11-12 Hewlett-Packard Company Application specific integrated circuit with spaced spare logic gate subgroups and method of fabrication
US7271489B2 (en) * 2003-10-15 2007-09-18 Megica Corporation Post passivation interconnection schemes on top of the IC chips
US6613611B1 (en) 2000-12-22 2003-09-02 Lightspeed Semiconductor Corporation ASIC routing architecture with variable number of custom masks
US6947273B2 (en) * 2001-01-29 2005-09-20 Primarion, Inc. Power, ground, and routing scheme for a microprocessor power regulator
US20030122264A1 (en) * 2001-12-27 2003-07-03 Fong-Long Lin Bond out chip and method for making same
US6885043B2 (en) * 2002-01-18 2005-04-26 Lightspeed Semiconductor Corporation ASIC routing architecture
US6830959B2 (en) * 2002-01-22 2004-12-14 Fairchild Semiconductor Corporation Semiconductor die package with semiconductor die having side electrical connection
TWI268549B (en) * 2002-05-10 2006-12-11 General Semiconductor Inc A surface geometry for a MOS-gated device that allows the manufacture of dice having different sizes and method for using same
US6710414B2 (en) * 2002-05-10 2004-03-23 General Semiconductor, Inc. Surface geometry for a MOS-gated device that allows the manufacture of dice having different sizes
US6953956B2 (en) * 2002-12-18 2005-10-11 Easic Corporation Semiconductor device having borderless logic array and flexible I/O
EP1644979B1 (de) * 2003-07-11 2012-04-11 Xilinx, Inc. Kolumnare architektur für pla oder fpga
US7132851B2 (en) * 2003-07-11 2006-11-07 Xilinx, Inc. Columnar floorplan
US7129765B2 (en) 2004-04-30 2006-10-31 Xilinx, Inc. Differential clock tree in an integrated circuit
US7337425B2 (en) * 2004-06-04 2008-02-26 Ami Semiconductor, Inc. Structured ASIC device with configurable die size and selectable embedded functions
US7627291B1 (en) * 2005-01-21 2009-12-01 Xilinx, Inc. Integrated circuit having a routing element selectively operable to function as an antenna
US7880278B2 (en) 2006-05-16 2011-02-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit having stress tuning layer
US7478359B1 (en) 2006-10-02 2009-01-13 Xilinx, Inc. Formation of columnar application specific circuitry using a columnar programmable logic device
KR20090015454A (ko) * 2007-08-08 2009-02-12 삼성전자주식회사 반도체 웨이퍼 및 반도체 소자의 제조 방법
US20100148218A1 (en) * 2008-12-10 2010-06-17 Panasonic Corporation Semiconductor integrated circuit device and method for designing the same
US8701057B2 (en) * 2011-04-11 2014-04-15 Nvidia Corporation Design, layout, and manufacturing techniques for multivariant integrated circuits
US11887976B2 (en) * 2020-10-26 2024-01-30 Mediatek Inc. Land-side silicon capacitor design and semiconductor package using the same

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5568668A (en) * 1978-11-20 1980-05-23 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device
US4479088A (en) * 1981-01-16 1984-10-23 Burroughs Corporation Wafer including test lead connected to ground for testing networks thereon
US4413271A (en) * 1981-03-30 1983-11-01 Sprague Electric Company Integrated circuit including test portion and method for making
JPS593950A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd ゲ−トアレイチツプ
JPS59107532A (ja) * 1982-12-13 1984-06-21 Nec Corp 半導体装置
JPS59197151A (ja) * 1983-04-22 1984-11-08 Toshiba Corp 半導体集積回路装置
JPS6035532A (ja) * 1983-07-29 1985-02-23 Fujitsu Ltd マスタスライス集積回路装置
JPS6049648A (ja) * 1983-08-30 1985-03-18 Sumitomo Electric Ind Ltd マスタスライスｉｃ
JPS60136332A (ja) * 1983-12-26 1985-07-19 Hitachi Ltd 半導体装置
JPS61272960A (ja) * 1985-05-28 1986-12-03 Yokogawa Electric Corp 半導体装置のトリミング方法
JPH06101521B2 (ja) * 1985-11-13 1994-12-12 日本電気株式会社 半導体集積回路装置
JPS62174941A (ja) * 1986-01-28 1987-07-31 Nec Corp 半導体集積回路
US4835592A (en) * 1986-03-05 1989-05-30 Ixys Corporation Semiconductor wafer with dice having briding metal structure and method of manufacturing same
JPS62229857A (ja) * 1986-03-29 1987-10-08 Toshiba Corp マスタスライス半導体装置
JPS63187648A (ja) * 1987-01-30 1988-08-03 Fuji Xerox Co Ltd ゲ−トアレイ
JPS63291452A (ja) * 1987-05-25 1988-11-29 Nec Corp システム機能を備えた半導体集積回路装置
US4829014A (en) * 1988-05-02 1989-05-09 General Electric Company Screenable power chip mosaics, a method for fabricating large power semiconductor chips

Also Published As

Publication number Publication date
DE68919636T2 (de) 1995-06-29
US5016080A (en) 1991-05-14
JPH02181951A (ja) 1990-07-16
EP0363179A3 (de) 1991-01-30
EP0363179A2 (de) 1990-04-11
DE68919636D1 (de) 1995-01-12
EP0363179B1 (de) 1994-11-30

Similar Documents

Publication Publication Date Title
ATE114871T1 (de) Ununterbrochene matrix, deren plattengrösse programmierbar ist.
DE69302586D1 (de) Halbleiterwafer transport-modul mit drehbarem und horizontal ausziehbarem halter
DE69610035D1 (de) Siliziumthyristor für esd-schutz
KR900008635A (ko) 반도체 웨이퍼의 흐림 방지장치
EP0473796A4 (en) Semiconductor device having a plurality of chips
DE69319026D1 (de) Halbleiter-Leistungsmodul
DE69325232D1 (de) Leistungshalbleitermodul
DE69325953D1 (de) Leistungshalbleitermodul
DE69319002D1 (de) Photovoltaische Vorrichtung
DE69005342D1 (de) Zwischenstruktur zur Wärmeableitung vom elektrischen Modul.
DE69032970D1 (de) Halbleiterchippackungen und Module bestehend aus Stapeln derartiger Packungen
GB8812607D0 (en) Semiconductor device for electrical overstress protection
DE3675565D1 (de) Substratstruktur fuer halbleiteranordnung.
DE69330455D1 (de) Überspannungsschutzstruktur für vertikale Halbleiterkomponenten
EP0591900A3 (de) In Harz versiegeltes Halbleiterbauelement.
DE69225801D1 (de) Passivierung mit hoher leistung fuer halbleiteranordnungen
IT8421688A0 (it) Procedimento e dispositivo per diffondere una o una pluralita&#39; di impurita&#39; in un corpo di semiconduttore.
DE3577965D1 (de) Dicht aufgebauter modul fuer halbleiter-chips.
IT1172969B (it) Dispositivo di sollevamento e d&#39;inclinazione di veicoli per scopi di manutenzione e di servizio
DE69327135D1 (de) Halbleiteranordnung mit mehreren Halbleiterchips
DE3877228D1 (de) Ueberspannungsschutzeinrichtung fuer thyristorventil.
DE3381036D1 (de) Stromversorgung und ueberstromschutz fuer induktive last.
ES293722Y (es) Resbaladera de proteccion para carreteras o autopistas
DE69309321D1 (de) Elektroden-Struktur für Halbleiteranordnung
BR8507182A (pt) Dispositivo e arranjo de semicondutor

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties