WO2018107554A1 - Oled显示面板以及oled显示装置 - Google Patents

Oled显示面板以及oled显示装置 Download PDF

Info

Publication number
WO2018107554A1
WO2018107554A1 PCT/CN2017/070525 CN2017070525W WO2018107554A1 WO 2018107554 A1 WO2018107554 A1 WO 2018107554A1 CN 2017070525 W CN2017070525 W CN 2017070525W WO 2018107554 A1 WO2018107554 A1 WO 2018107554A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
disposed
thin film
film transistor
gate
Prior art date
Application number
PCT/CN2017/070525
Other languages
English (en)
French (fr)
Inventor
梁博
李骏
王威
Original Assignee
武汉华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电技术有限公司 filed Critical 武汉华星光电技术有限公司
Priority to US15/325,080 priority Critical patent/US20180197931A1/en
Publication of WO2018107554A1 publication Critical patent/WO2018107554A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/125—Active-matrix OLED [AMOLED] displays including organic TFTs [OTFT]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1251—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00—Organic light-emitting devices
    • H10K50/80—Constructional details
    • H10K50/84—Passivation; Containers; Encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K2102/00—Constructional details relating to the organic devices covered by this subclass
    • H10K2102/301—Details of OLEDs
    • H10K2102/311—Flexible OLED
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
    • H10K77/10—Substrates, e.g. flexible substrates
    • H10K77/111—Flexible substrates

Definitions

  • the present invention relates to the field of OLED display technologies, and in particular, to an OLED display panel and an OLED display device.
  • the backplane of the thin film transistor used in the display device needs to consider various factors such as electrical uniformity of the display device, leakage current, effective driving length, area efficiency, hysteresis, and the like.
  • electrical uniformity of the display device leakage current, effective driving length, area efficiency, hysteresis, and the like.
  • different thin film transistor structures are required to achieve the desired purpose.
  • OLED Organic Light-Emitting Diode
  • OLED Organic Light Emitting Diode
  • OTFT Organic Thin Film Transistor
  • the electron mobility of the OTFT relative to the inorganic thin film transistor is low, so that sufficient gate drive current cannot be provided.
  • the technical problem to be solved by the present invention is to provide an OLED display panel and an OLED display device capable of improving electron mobility and ensuring sufficient gate drive current.
  • one technical solution adopted by the present invention is to provide an OLED display panel including a display area and a GOA area, the GOA area is provided with at least one first thin film transistor, and the display area is provided with at least one second film a transistor, the first thin film transistor is an inorganic thin film transistor, and the second thin film transistor is an organic thin film transistor;
  • the first thin film transistor includes:
  • barrier layer disposed on the flexible substrate
  • first source drain layer disposed on the barrier layer, the first source and drain electrodes being located on opposite sides of the first polysilicon layer;
  • a first insulating layer disposed on the first polysilicon layer and the first source and drain layers;
  • a first gate layer disposed on the first insulating layer and disposed above the first polysilicon layer
  • the second thin film transistor includes:
  • the first insulating layer is disposed on the second polysilicon layer
  • a second gate layer disposed on the first insulating layer and disposed above the second polysilicon layer
  • An ILD layer disposed on the second gate layer and the first insulating layer
  • a second source drain layer disposed on the IOBP layer
  • the first gate layer and the second gate layer are disposed in the same layer, and the first insulating layer is a gate insulating layer.
  • an OLED display panel including a display area and a GOA area
  • the GOA area is provided with at least one first thin film transistor
  • the display area is provided with at least one second
  • the thin film transistor the first thin film transistor is an inorganic thin film transistor
  • the second thin film transistor is an organic thin film transistor.
  • the first thin film transistor comprises:
  • barrier layer disposed on the flexible substrate
  • first source drain layer disposed on the barrier layer, the first source and drain electrodes being located on opposite sides of the first polysilicon layer;
  • a first insulating layer disposed on the first polysilicon layer and the first source and drain layers;
  • the first gate layer is disposed on the first insulating layer and disposed above the first polysilicon layer.
  • the second thin film transistor comprises:
  • the first insulating layer is disposed on the second polysilicon layer
  • a second gate layer disposed on the first insulating layer and disposed above the second polysilicon layer
  • An ILD layer disposed on the second gate layer and the first insulating layer
  • the second source drain layer is disposed on the IOBP layer.
  • first gate layer and the second gate layer are disposed in the same layer.
  • the first insulating layer is a gate insulating layer.
  • the first thin film transistor comprises:
  • barrier layer disposed on the flexible substrate
  • IGZO layer disposed on the barrier layer
  • a first insulating layer disposed on the IGZO layer
  • a first gate layer disposed on the first insulating layer and disposed above the IGZO layer;
  • An ILD layer disposed on the first gate layer and the first insulating layer
  • the first via hole and the second via hole both pass through the IOBP layer, the ILD layer, and the first insulating layer, and are disposed on both sides of the first gate layer;
  • a first source layer disposed on the IOBP layer and connected to the IGZO layer through the first via hole;
  • the first drain layer is disposed on the IOBP layer and connected to the IGZO layer through the second via.
  • the second thin film transistor comprises:
  • a flexible substrate a barrier layer, and a first insulating layer
  • An ILD layer disposed on the second gate layer and the first insulating layer
  • the second source drain layer is disposed on the IOBP layer.
  • first gate layer and the second gate layer are disposed in the same layer.
  • the ILD layer and the IOBP layer are gate insulating layers.
  • an OLED display device including an OLED display panel
  • the OLED display panel includes a display area and a GOA area
  • the GOA area is provided with at least one first thin film transistor.
  • the display area is provided with at least one second thin film transistor
  • the first thin film transistor is an inorganic thin film transistor
  • the second thin film transistor is an organic thin film transistor.
  • the first thin film transistor comprises:
  • barrier layer disposed on the flexible substrate
  • first source drain layer disposed on the barrier layer, the first source and drain electrodes being located on opposite sides of the first polysilicon layer;
  • a first insulating layer disposed on the first polysilicon layer and the first source and drain layers;
  • the first gate layer is disposed on the first insulating layer and disposed above the first polysilicon layer.
  • the second thin film transistor comprises:
  • the first insulating layer is disposed on the second polysilicon layer
  • a second gate layer disposed on the first insulating layer and disposed above the second polysilicon layer
  • An ILD layer disposed on the second gate layer and the first insulating layer
  • the second source drain layer is disposed on the IOBP layer.
  • first gate layer and the second gate layer are disposed in the same layer.
  • the first insulating layer is a gate insulating layer.
  • the first thin film transistor comprises:
  • barrier layer disposed on the flexible substrate
  • IGZO layer disposed on the barrier layer
  • a first insulating layer disposed on the IGZO layer
  • a first gate layer disposed on the first insulating layer and disposed above the IGZO layer;
  • An ILD layer disposed on the first gate layer and the first insulating layer
  • the first via hole and the second via hole both pass through the IOBP layer, the ILD layer, and the first insulating layer, and are disposed on both sides of the first gate layer;
  • a first source layer disposed on the IOBP layer and connected to the IGZO layer through the first via hole;
  • the first drain layer is disposed on the IOBP layer and connected to the IGZO layer through the second via.
  • the second thin film transistor comprises:
  • a flexible substrate a barrier layer, and a first insulating layer
  • An ILD layer disposed on the second gate layer and the first insulating layer
  • the second source drain layer is disposed on the IOBP layer.
  • first gate layer and the second gate layer are disposed in the same layer.
  • the ILD layer and the IOBP layer are gate insulating layers.
  • the OLED display panel of the present invention comprises a display area and a GOA area
  • the GOA area is provided with at least one first thin film transistor
  • the display area is provided with at least one second thin film transistor
  • the first thin film transistor is an inorganic thin film transistor
  • the second thin film transistor is an organic thin film transistor
  • the GOA region uses an inorganic thin film transistor, which can improve electron mobility, ensure sufficient gate driving current, and display area is adopted.
  • the organic thin film transistor ensures good bending of the OLED display panel and reduces cost.
  • FIG. 1 is a schematic structural view of an OLED display panel according to a first embodiment of the present invention
  • Figure 2 is a cross-sectional view of the first thin film transistor and the second thin film transistor of Figure 1;
  • FIG. 3 is a cross-sectional view showing a first thin film transistor and a second thin film transistor in an OLED display panel according to a second embodiment of the present invention
  • FIG. 4 is a schematic structural view of an OLED display device according to a first embodiment of the present invention.
  • the OLED display panel 10 disclosed in this embodiment includes a display area 12 and a GOA (Gate).
  • On Array (gate drive circuit substrate) area 11 display area 12 for displaying a picture
  • GOA area 11 for generating a drive signal for driving display area 12 to display a picture.
  • the GOA region 11 is provided with at least one first thin film transistor 111
  • the display region 12 is provided with at least one second thin film transistor 121
  • the first thin film transistor 111 is an inorganic thin film transistor
  • the second thin film transistor 121 is an organic thin film transistor.
  • the first thin film transistor 111 is LTPS (Low Temperature). Poly-silicon, low temperature polysilicon technology) transistor, and second thin film transistor 121 is an OTFT.
  • the first thin film transistor 111 includes a flexible substrate 1111, a barrier layer 1112, a first polysilicon layer 1113, a first source/drain layer 1114, a first insulating layer 1115, and a first gate layer 1116, wherein the barrier layer 1112 is disposed at On the flexible substrate 1111, the barrier layer 1112 can reduce the roughness of the flexible substrate 1111 and function to block water oxygen; the first polysilicon layer (ploy-Si) 1113 is disposed on the barrier layer 1112; the first source and drain electrodes The layer 1114 is disposed on the barrier layer 1112, and the first source and drain layer 1114 are located on both sides of the first polysilicon layer 1113 to form a source and a drain of the first thin film transistor 111; the first insulating layer 1115 is disposed at a first
  • the second thin film transistor 121 includes a flexible substrate 1111, a barrier layer 1112, a second polysilicon layer 1211, a first insulating layer 1115, a second gate layer 1212, an ILD (interlayer insulating layer) layer 1213, and an IOBP (Inorganic). Barrier Passivation Layer, The inorganic barrier passivation layer) layer 1214 and the second source drain layer 1215.
  • the flexible substrate 1111 and the barrier layer 1112 are the same as the flexible substrate 1111 and the barrier layer 1112 of the first thin film transistor 111.
  • the second polysilicon layer 1211 is disposed on the barrier layer 1112, the first insulating layer 1115 is disposed on the second polysilicon layer 1211; the second gate layer 1212 is disposed on the first insulating layer 1115, and is disposed in the second Above the polysilicon layer 1211 to form a gate of the second thin film transistor 121; the ILD layer 1213 is disposed on the second gate layer 1212 and the first insulating layer 1115; the IOBP layer 1214 is disposed on the ILD layer 1213; The source drain layer 1215 is disposed on the IOBP layer 1214 to form the source and drain of the second thin film transistor 121; the second thin film transistor 121 is configured as a bottom gate structure.
  • the first gate layer 1116 and the second gate layer 1212 are disposed in the same layer. Further, the first insulating layer 1115 is a gate insulating layer.
  • the array of the first thin film transistors 111 of the GOA region 11 is completed, and then the array of the second thin film transistors 121 of the display region 12 is completed. .
  • the OLED display panel 10 of the present embodiment includes a display area 12 and a GOA area 11.
  • the GOA area 11 is provided with at least one first thin film transistor 111
  • the display area 12 is provided with at least one second thin film transistor 121.
  • the first thin film transistor 111 is inorganic.
  • the thin film transistor, the second thin film transistor 121 is an organic thin film transistor; in the same OLED display panel 10, the GOA region 11 uses an inorganic thin film transistor, which can improve electron mobility and ensure sufficient gate driving current, and the display region 12 adopts an organic thin film.
  • the transistor ensures that the OLED display panel 10 has good bending properties.
  • the GOA region 11 and the display region 12 adopt different thin film transistor structures, and the manufacturing temperature is different, preferably a high temperature process is performed, and part of the processes of the organic thin film transistor and the inorganic thin film transistor can be simultaneously realized, for example, the first gate layer 1116 and the first The second gate layer 1212 reduces cost.
  • the OLED display panel of the second embodiment is different from the OLED display panel 10 disclosed in the first embodiment in that, as shown in FIG. 3, the first thin film transistor 211 is further provided.
  • IGZO indium A gallium zinc oxide (GaN) transistor
  • a second thin film transistor 221 is an OTFT.
  • the first thin film transistor 211 includes a flexible substrate 2111, a barrier layer 2112, an IGZO layer 2113, a first insulating layer 2114, a first gate layer 2115, an ILD layer 2116, an IOBP layer 2117, a first via hole 2118, and a second via hole 2119.
  • the barrier layer 2112 is disposed on the flexible substrate 2111; the IGZO layer 2113 is disposed on the barrier layer 2112; the first insulating layer 2114 is disposed on the IGZO layer 2113 and the barrier layer 2112; and the first gate layer 2115 is disposed on the first insulating layer 2114, and disposed above the IGZO layer 2113; the ILD layer 2116 is disposed on the first gate layer 2115 and the first insulating layer 2114; the IOBP layer 2117 is disposed on the ILD layer 2116; the first via 2118 and the second pass
  • the holes 2119 pass through the IOBP layer 2117, the ILD layer 2116, and the first insulating layer 2114, and are disposed on both sides of the first gate layer 2115; the first source layer 2200 is disposed on the IOBP layer 2117, and passes through the first pass The hole 2118 is connected to the IGZO layer 2113; the second source layer 2201 is disposed on the IOBP layer 2117, and is
  • the second thin film transistor 221 includes a flexible substrate 2111, a barrier layer 2112, a first insulating layer 2114, a second gate layer 2211, an ILD layer 2116, an IOBP layer 2117, and a second source/drain layer 2212.
  • the flexible substrate 2111 and the barrier layer 2112 are the same as the flexible substrate 2111 and the barrier layer 2112 of the first thin film transistor 211; the first insulating layer 2114 is disposed on the barrier layer 2112; and the second gate layer 2211 is disposed on the first insulating layer 2114.
  • the ILD layer 2116 is disposed on the second gate layer 2211 and the first insulating layer 2114; the IOBP layer 2117 is disposed on the ILD layer 2116; and the second source drain layer 2212 is disposed on the IOBP layer 2117.
  • the first gate layer 2115 and the second gate layer 2211 are disposed in the same layer.
  • the array of the first thin film transistors 211 of the GOA region 21 is completed, and then the array of the second thin film transistors 221 of the display region 22 is completed.
  • FIG. 4 is a schematic structural view of an OLED display device according to an embodiment of the present invention. As shown in FIG. 4, the OLED display device 40 includes the OLED display panel described in the above embodiments, and details are not described herein again. The OLED display device 40 is a flexible OLED display device.
  • the OLED display panel of the present invention includes a display area and a GOA area, the GOA area is provided with at least one first thin film transistor, the display area is provided with at least one second thin film transistor, and the first thin film transistor is an inorganic thin film transistor,
  • the second thin film transistor is an organic thin film transistor; in the same OLED display panel, the GOA region adopts an inorganic thin film transistor, which can improve electron mobility, ensure sufficient gate driving current, and adopt organic thin film transistor in the display region to ensure good OLED display panel. Flexibility and reduce costs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Optics & Photonics (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种OLED显示面板（10）以及OLED显示装置。该OLED显示面板（10）包括显示区域（12）和GOA区域（11），GOA区域（11）设置有至少一个第一薄膜晶体管（111），显示区域（12）设置有至少一个第二薄膜晶体管（121），第一薄膜晶体管（111）为无机薄膜晶体管，第二薄膜晶体管（121）为有机薄膜晶体管。GOA区域（11）采用无机薄膜晶体管，能够提高电子迁移率，保证足够的栅极驱动电流，显示区域（12）采用有机薄膜晶体管，保证OLED显示面板（10）具有良好的弯折性，并且降低成本。

Description

OLED显示面板以及OLED显示装置
【技术领域】
本发明涉及OLED显示技术领域，特别是涉及一种OLED显示面板以及OLED显示装置。
【背景技术】
目前，显示装置所采用的薄膜晶体管的背板需要考虑显示装置的电性均一性，漏电流，有效驱动长度，面积效率，迟滞作用等多方面的因素。针对不同显示技术的显示装置，需要采用不同的薄膜晶体管结构，以达到期望的目的。
现有技术的柔性OLED（Organic Light-Emitting Diode，有机发光二极管）显示装置需要具备良好的弯折稳定性，采用OTFT（有机薄膜晶体管），由于OTFT相对于无机薄膜晶体管的电子迁移率低，导致无法提供足够的栅极驱动电流。
【发明内容】
本发明主要解决的技术问题是提供一种OLED显示面板以及OLED显示装置，能够提高电子迁移率，保证足够的栅极驱动电流。
为解决上述技术问题，本发明采用的一个技术方案是：提供一种OLED显示面板，其包括显示区域和GOA区域，GOA区域设置有至少一个第一薄膜晶体管，显示区域设置有至少一个第二薄膜晶体管，第一薄膜晶体管为无机薄膜晶体管，第二薄膜晶体管为有机薄膜晶体管；
第一薄膜晶体管包括：
柔性基板；
阻挡层，设置在柔性基板上；
第一多晶硅层，设置在阻挡层上；
第一源漏极层，设置在阻挡层上，第一源漏极位于第一多晶硅层的两侧；
第一绝缘层，设置在第一多晶硅层和第一源漏极层上；
第一栅极层，设置在第一绝缘层上，并且设置在第一多晶硅层的上方；
第二薄膜晶体管包括：
柔性基板和阻挡层；
第二多晶硅层，设置在阻挡层上；
第一绝缘层设置在第二多晶硅层上；
第二栅极层，设置在第一绝缘层上，并且设置在第二多晶硅层的上方；
ILD层，设置在第二栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第二源漏极层，设置在IOBP层上；
其中，第一栅极层和第二栅极层为同一层设置，第一绝缘层为栅极绝缘层。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种OLED显示面板，其包括显示区域和GOA区域，GOA区域设置有至少一个第一薄膜晶体管，显示区域设置有至少一个第二薄膜晶体管，第一薄膜晶体管为无机薄膜晶体管，第二薄膜晶体管为有机薄膜晶体管。
其中，第一薄膜晶体管包括：
柔性基板；
阻挡层，设置在柔性基板上；
第一多晶硅层，设置在阻挡层上；
第一源漏极层，设置在阻挡层上，第一源漏极位于第一多晶硅层的两侧；
第一绝缘层，设置在第一多晶硅层和第一源漏极层上；
第一栅极层，设置在第一绝缘层上，并且设置在第一多晶硅层的上方。
其中，第二薄膜晶体管包括：
柔性基板和阻挡层；
第二多晶硅层，设置在阻挡层上；
第一绝缘层设置在第二多晶硅层上；
第二栅极层，设置在第一绝缘层上，并且设置在第二多晶硅层的上方；
ILD层，设置在第二栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第二源漏极层，设置在IOBP层上。
其中，第一栅极层和第二栅极层为同一层设置。
其中，第一绝缘层为栅极绝缘层。
其中，第一薄膜晶体管包括：
柔性基板；
阻挡层，设置在柔性基板上；
IGZO层，设置在阻挡层上；
第一绝缘层，设置在IGZO层上；
第一栅极层，设置在第一绝缘层上，并且设置在IGZO层的上方；
ILD层，设置在第一栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第一通孔和第二通孔，均穿过IOBP层、ILD层以及第一绝缘层，并且设置在第一栅极层的两侧；
第一源极层，设置在IOBP层上，并通过第一通孔与IGZO层连接；
第一漏极层，设置在IOBP层上，并通过第二通孔与IGZO层连接。
其中，第二薄膜晶体管包括：
柔性基板、阻挡层以及第一绝缘层；
第二栅极层，设置在第一绝缘层上；
ILD层，设置在第二栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第二源漏极层，设置在IOBP层上。
其中，第一栅极层和第二栅极层为同一层设置。
其中，ILD层和IOBP层为栅极绝缘层。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种OLED显示装置，其包括OLED显示面板，OLED显示面板包括显示区域和GOA区域，GOA区域设置有至少一个第一薄膜晶体管，显示区域设置有至少一个第二薄膜晶体管，第一薄膜晶体管为无机薄膜晶体管，第二薄膜晶体管为有机薄膜晶体管。
其中，第一薄膜晶体管包括：
柔性基板；
阻挡层，设置在柔性基板上；
第一多晶硅层，设置在阻挡层上；
第一源漏极层，设置在阻挡层上，第一源漏极位于第一多晶硅层的两侧；
第一绝缘层，设置在第一多晶硅层和第一源漏极层上；
第一栅极层，设置在第一绝缘层上，并且设置在第一多晶硅层的上方。
其中，第二薄膜晶体管包括：
柔性基板和阻挡层；
第二多晶硅层，设置在阻挡层上；
第一绝缘层设置在第二多晶硅层上；
第二栅极层，设置在第一绝缘层上，并且设置在第二多晶硅层的上方；
ILD层，设置在第二栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第二源漏极层，设置在IOBP层上。
其中，第一栅极层和第二栅极层为同一层设置。
其中，第一绝缘层为栅极绝缘层。
其中，第一薄膜晶体管包括：
柔性基板；
阻挡层，设置在柔性基板上；
IGZO层，设置在阻挡层上；
第一绝缘层，设置在IGZO层上；
第一栅极层，设置在第一绝缘层上，并且设置在IGZO层的上方；
ILD层，设置在第一栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第一通孔和第二通孔，均穿过IOBP层、ILD层以及第一绝缘层，并且设置在第一栅极层的两侧；
第一源极层，设置在IOBP层上，并通过第一通孔与IGZO层连接；
第一漏极层，设置在IOBP层上，并通过第二通孔与IGZO层连接。
其中，第二薄膜晶体管包括：
柔性基板、阻挡层以及第一绝缘层；
第二栅极层，设置在第一绝缘层上；
ILD层，设置在第二栅极层和第一绝缘层上；
IOBP层，设置在ILD层上；
第二源漏极层，设置在IOBP层上。
其中，第一栅极层和第二栅极层为同一层设置。
其中，ILD层和IOBP层为栅极绝缘层。
本发明的有益效果是：区别于现有技术的情况，本发明的OLED显示面板包括显示区域和GOA区域，GOA区域设置有至少一个第一薄膜晶体管，显示区域设置有至少一个第二薄膜晶体管，第一薄膜晶体管为无机薄膜晶体管，第二薄膜晶体管为有机薄膜晶体管；在同一个OLED显示面板中，GOA区域采用无机薄膜晶体管，能够提高电子迁移率，保证足够的栅极驱动电流，显示区域采用有机薄膜晶体管，保证OLED显示面板具有良好的弯折性，并且降低成本。
【附图说明】
图1是本发明第一实施例的OLED显示面板的结构示意图；
图2是图1中第一薄膜晶体管和第二薄膜晶体管的剖面图；
图3是本发明第二实施例的OLED显示面板中第一薄膜晶体管和第二薄膜晶体管的剖面图；
图4是本发明第一实施例的OLED显示装置的结构示意图。
【具体实施方式】
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性的劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
请参见图1-2所示，图1是本发明第一实施例的OLED显示面板的结构示意图；图2是图1中第一薄膜晶体管和第二薄膜晶体管的剖面图。如图1所示，本实施例所揭示的OLED显示面板10包括显示区域12和GOA（Gate on Array，闸极驱动电路基板）区域11，显示区域12用于显示画面，GOA区域11用于产生驱动信号，该驱动信号用于驱动显示区域12显示画面。其中，GOA区域11设置有至少一个第一薄膜晶体管111，显示区域12设置有至少一个第二薄膜晶体管121，第一薄膜晶体管111为无机薄膜晶体管，第二薄膜晶体管121为有机薄膜晶体管。
如图2所示，第一薄膜晶体管111为LTPS（Low Temperature Poly-silicon，低温多晶硅技术）晶体管，第二薄膜晶体管121为OTFT。第一薄膜晶体管111包括柔性基板1111、阻挡层1112、第一多晶硅层1113、第一源漏极层1114、第一绝缘层1115以及第一栅极层1116，其中，阻挡层1112设置在柔性基板1111上，阻挡层1112能够降低柔性基板1111的粗糙度，并且起到阻挡水氧的作用；第一多晶硅层（ploy-Si）1113设置在阻挡层1112上；第一源漏极层1114设置在阻挡层1112上，并且第一源漏极层1114位于第一多晶硅层1113的两侧，以形成第一薄膜晶体管111的源极和漏极；第一绝缘层1115设置在第一多晶硅层1113和第一源漏极层1114上；第一栅极层1116设置在第一绝缘层1115上，并且设置在第一多晶硅层1113的上方，以形成第一薄膜晶体管111的栅极。第一薄膜晶体管111采用的是顶栅结构，以保证第一多晶硅层1113的平整和均匀性。此外，第一栅极层1116与第一多晶硅层1113组成电容。
第二薄膜晶体管121包括柔性基板1111、阻挡层1112、第二多晶硅层1211、第一绝缘层1115、第二栅极层1212、ILD（层间绝缘层）层1213、IOBP（Inorganic Barrier Passivation Layer, 无机阻隔钝化层）层1214以及第二源漏极层1215。其中，柔性基板1111以及阻挡层1112与第一薄膜晶体管111的柔性基板1111以及阻挡层1112相同。第二多晶硅层1211设置在阻挡层1112上，第一绝缘层1115设置在第二多晶硅层1211上；第二栅极层1212设置在第一绝缘层1115上，并且设置在第二多晶硅层1211的上方，以形成第二薄膜晶体管121的栅极；ILD层1213设置在第二栅极层1212和第一绝缘层1115上；IOBP层1214设置在ILD层1213上；第二源漏极层1215设置在IOBP层1214上，以形成第二薄膜晶体管121的源极和漏极；第二薄膜晶体管121采用的是底栅结构。
其中，第一栅极层1116和第二栅极层1212为同一层设置。此外，第一绝缘层1115为栅极绝缘层。
在本实施例中，在完成第一栅极层1116和第二栅极层1212后，先完成GOA区域11的第一薄膜晶体管111的阵列，然后完成显示区域12的第二薄膜晶体管121的阵列。
本实施例的OLED显示面板10包括显示区域12和GOA区域11，GOA区域11设置有至少一个第一薄膜晶体管111，显示区域12设置有至少一个第二薄膜晶体管121，第一薄膜晶体管111为无机薄膜晶体管，第二薄膜晶体管121为有机薄膜晶体管；在同一个OLED显示面板10中，GOA区域11采用无机薄膜晶体管，能够提高电子迁移率，保证足够的栅极驱动电流，显示区域12采用有机薄膜晶体管，保证OLED显示面板10具有良好的弯折性。此外，GOA区域11和显示区域12采用不同的薄膜晶体管结构，制造的温度不同，优选进行高温制程，并且有机薄膜晶体管和无机薄膜晶体管的部分制程可以同时实现，例如第一栅极层1116和第二栅极层1212，降低成本。
本发明还提供第二实施例的OLED显示面板，本实施例所揭示的OLED显示面板与第一实施例所揭示的OLED显示面板10不同之处在于：如图3所示，第一薄膜晶体管211为IGZO（indium gallium zinc oxide，铟镓锌氧化物）晶体管，第二薄膜晶体管221为OTFT。
第一薄膜晶体管211包括柔性基板2111、阻挡层2112、IGZO层2113、第一绝缘层2114、第一栅极层2115、ILD层2116、IOBP层2117、第一通孔2118、第二通孔2119、第一源极层2200以及第一漏极层2201。其中，阻挡层2112设置在柔性基板2111上；IGZO层2113设置在阻挡层2112上；第一绝缘层2114设置在IGZO层2113和阻挡层2112上；第一栅极层2115设置在第一绝缘层2114上，并且设置在IGZO层2113的上方；ILD层2116设置在第一栅极层2115和第一绝缘层2114上；IOBP层2117设置在ILD层2116上；第一通孔2118和第二通孔2119均穿过IOBP层2117、ILD层2116以及第一绝缘层2114，并且设置在第一栅极层2115的两侧；第一源极层2200设置在IOBP层2117上，并通过第一通孔2118与IGZO层2113连接；第二源极层2201设置在IOBP层2117上，并通过第二通孔2119与IGZO层2113连接。由于ILD层2116和IOBP层2117为栅极绝缘层，厚度较大，因此第一薄膜晶体管211采用顶栅结构。
第二薄膜晶体管221包括柔性基板2111、阻挡层2112、第一绝缘层2114、第二栅极层2211、ILD层2116、IOBP层2117以及第二源漏极层2212。其中，柔性基板2111和阻挡层2112与第一薄膜晶体管211的柔性基板2111和阻挡层2112相同；第一绝缘层2114设置在阻挡层2112上；第二栅极层2211设置在第一绝缘层2114上；ILD层2116设置在第二栅极层2211和第一绝缘层2114上；IOBP层2117设置在ILD层2116上；第二源漏极层2212设置在IOBP层2117上。
其中，第一栅极层2115和第二栅极层2211为同一层设置。
在本实施例中，在完成第二源漏极层2212后，先完成GOA区域21的第一薄膜晶体管211的阵列，然后完成显示区域22的第二薄膜晶体管221的阵列。
如图4所示，本发明一实施例的OLED显示装置的结构示意图。如图4所示，该OLED显示装置40包括上述实施例所描述的OLED显示面板，在此不再赘述。该OLED显示装置40为柔性OLED显示装置。
综上所述，本发明的OLED显示面板包括显示区域和GOA区域，GOA区域设置有至少一个第一薄膜晶体管，显示区域设置有至少一个第二薄膜晶体管，第一薄膜晶体管为无机薄膜晶体管，第二薄膜晶体管为有机薄膜晶体管；在同一个OLED显示面板中，GOA区域采用无机薄膜晶体管，能够提高电子迁移率，保证足够的栅极驱动电流，显示区域采用有机薄膜晶体管，保证OLED显示面板具有良好的弯折性，并且降低成本。
以上所述仅为本发明的实施方式，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (19)

  1. 一种OLED显示面板，其中，所述OLED显示面板包括显示区域和GOA区域，所述GOA区域设置有至少一个第一薄膜晶体管，所述显示区域设置有至少一个第二薄膜晶体管，所述第一薄膜晶体管为无机薄膜晶体管，所述第二薄膜晶体管为有机薄膜晶体管；
    所述第一薄膜晶体管包括：
    柔性基板；
    阻挡层，设置在所述柔性基板上；
    第一多晶硅层，设置在所述阻挡层上；
    第一源漏极层，设置在所述阻挡层上，所述第一源漏极位于所述第一多晶硅层的两侧；
    第一绝缘层，设置在所述第一多晶硅层和所述第一源漏极层上；
    第一栅极层，设置在所述第一绝缘层上，并且设置在所述第一多晶硅层的上方；
    所述第二薄膜晶体管包括：
    所述柔性基板和所述阻挡层；
    第二多晶硅层，设置在所述阻挡层上；
    所述第一绝缘层设置在所述第二多晶硅层上；
    第二栅极层，设置在所述第一绝缘层上，并且设置在所述第二多晶硅层的上方；
    ILD层，设置在所述第二栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第二源漏极层，设置在所述IOBP层上；
    其中，所述第一栅极层和所述第二栅极层为同一层设置，所述第一绝缘层为栅极绝缘层。
  2. 一种OLED显示面板，其中，所述OLED显示面板包括显示区域和GOA区域，所述GOA区域设置有至少一个第一薄膜晶体管，所述显示区域设置有至少一个第二薄膜晶体管，所述第一薄膜晶体管为无机薄膜晶体管，所述第二薄膜晶体管为有机薄膜晶体管。
  3. 根据权利要求2所述的OLED显示面板，其中，所述第一薄膜晶体管包括：
    柔性基板；
    阻挡层，设置在所述柔性基板上；
    第一多晶硅层，设置在所述阻挡层上；
    第一源漏极层，设置在所述阻挡层上，所述第一源漏极位于所述第一多晶硅层的两侧；
    第一绝缘层，设置在所述第一多晶硅层和所述第一源漏极层上；
    第一栅极层，设置在所述第一绝缘层上，并且设置在所述第一多晶硅层的上方。
  4. 根据权利要求3所述的OLED显示面板，其中，所述第二薄膜晶体管包括：
    所述柔性基板和所述阻挡层；
    第二多晶硅层，设置在所述阻挡层上；
    所述第一绝缘层设置在所述第二多晶硅层上；
    第二栅极层，设置在所述第一绝缘层上，并且设置在所述第二多晶硅层的上方；
    ILD层，设置在所述第二栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第二源漏极层，设置在所述IOBP层上。
  5. 根据权利要求4所述的OLED显示面板，其中，所述第一栅极层和所述第二栅极层为同一层设置。
  6. 根据权利要求4所述的OLED显示面板，其中，所述第一绝缘层为栅极绝缘层。
  7. 根据权利要求2所述的OLED显示面板，其中，所述第一薄膜晶体管包括：
    柔性基板；
    阻挡层，设置在所述柔性基板上；
    IGZO层，设置在所述阻挡层上；
    第一绝缘层，设置在所述IGZO层上；
    第一栅极层，设置在所述第一绝缘层上，并且设置在所述IGZO层的上方；
    ILD层，设置在所述第一栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第一通孔和第二通孔，均穿过所述IOBP层、所述ILD层以及所述第一绝缘层，并且设置在所述第一栅极层的两侧；
    第一源极层，设置在所述IOBP层上，并通过所述第一通孔与所述IGZO层连接；
    第一漏极层，设置在所述IOBP层上，并通过所述第二通孔与所述IGZO层连接。
  8. 根据权利要求7所述的OLED显示面板，其中，所述第二薄膜晶体管包括：
    所述柔性基板、所述阻挡层以及所述第一绝缘层；
    第二栅极层，设置在所述第一绝缘层上；
    ILD层，设置在所述第二栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第二源漏极层，设置在所述IOBP层上。
  9. 根据权利要求8所述的OLED显示面板，其中，所述第一栅极层和所述第二栅极层为同一层设置。
  10. 根据权利要求8所述的OLED显示面板，其中，所述ILD层和所述IOBP层为栅极绝缘层。
  11. 一种OLED显示装置，其中，所述OLED显示装置包括OLED显示面板，所述OLED显示面板包括显示区域和GOA区域，所述GOA区域设置有至少一个第一薄膜晶体管，所述显示区域设置有至少一个第二薄膜晶体管，所述第一薄膜晶体管为无机薄膜晶体管，所述第二薄膜晶体管为有机薄膜晶体管。
  12. 根据权利要求11所述的OLED显示装置，其中，所述第一薄膜晶体管包括：
    柔性基板；
    阻挡层，设置在所述柔性基板上；
    第一多晶硅层，设置在所述阻挡层上；
    第一源漏极层，设置在所述阻挡层上，所述第一源漏极位于所述第一多晶硅层的两侧；
    第一绝缘层，设置在所述第一多晶硅层和所述第一源漏极层上；
    第一栅极层，设置在所述第一绝缘层上，并且设置在所述第一多晶硅层的上方。
  13. 根据权利要求12所述的OLED显示装置，其中，所述第二薄膜晶体管包括：
    所述柔性基板和所述阻挡层；
    第二多晶硅层，设置在所述阻挡层上；
    所述第一绝缘层设置在所述第二多晶硅层上；
    第二栅极层，设置在所述第一绝缘层上，并且设置在所述第二多晶硅层的上方；
    ILD层，设置在所述第二栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第二源漏极层，设置在所述IOBP层上。
  14. 根据权利要求13所述的OLED显示装置，其中，所述第一栅极层和所述第二栅极层为同一层设置。
  15. 根据权利要求13所述的OLED显示装置，其中，所述第一绝缘层为栅极绝缘层。
  16. 根据权利要求11所述的OLED显示装置，其中，所述第一薄膜晶体管包括：
    柔性基板；
    阻挡层，设置在所述柔性基板上；
    IGZO层，设置在所述阻挡层上；
    第一绝缘层，设置在所述IGZO层上；
    第一栅极层，设置在所述第一绝缘层上，并且设置在所述IGZO层的上方；
    ILD层，设置在所述第一栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第一通孔和第二通孔，均穿过所述IOBP层、所述ILD层以及所述第一绝缘层，并且设置在所述第一栅极层的两侧；
    第一源极层，设置在所述IOBP层上，并通过所述第一通孔与所述IGZO层连接；
    第一漏极层，设置在所述IOBP层上，并通过所述第二通孔与所述IGZO层连接。
  17. 根据权利要求16所述的OLED显示装置，其中，所述第二薄膜晶体管包括：
    所述柔性基板、所述阻挡层以及所述第一绝缘层；
    第二栅极层，设置在所述第一绝缘层上；
    ILD层，设置在所述第二栅极层和所述第一绝缘层上；
    IOBP层，设置在所述ILD层上；
    第二源漏极层，设置在所述IOBP层上。
  18. 根据权利要求17所述的OLED显示装置，其中，所述第一栅极层和所述第二栅极层为同一层设置。
  19. 根据权利要求17所述的OLED显示装置，其中，所述ILD层和所述IOBP层为栅极绝缘层。
PCT/CN2017/070525 2016-12-15 2017-01-07 Oled显示面板以及oled显示装置 WO2018107554A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/325,080 US20180197931A1 (en) 2016-12-15 2017-01-07 Oled display panel and oled display apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201611159955.7A CN106653810B (zh) 2016-12-15 2016-12-15 Oled显示面板以及oled显示装置
CN201611159955.7 2016-12-15

Publications (1)

Publication Number Publication Date
WO2018107554A1 true WO2018107554A1 (zh) 2018-06-21

Family

ID=58823360

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/070525 WO2018107554A1 (zh) 2016-12-15 2017-01-07 Oled显示面板以及oled显示装置

Country Status (3)

Country Link
US (1) US20180197931A1 (zh)
CN (1) CN106653810B (zh)
WO (1) WO2018107554A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107134460B (zh) * 2017-04-11 2019-08-02 深圳市华星光电半导体显示技术有限公司 显示装置及其goa电路
CN108231693B (zh) * 2018-01-03 2020-12-18 京东方科技集团股份有限公司 阵列基板及其制作方法、显示装置
WO2019167279A1 (ja) * 2018-03-02 2019-09-06 シャープ株式会社 表示装置
CN108807420B (zh) 2018-06-05 2021-08-27 京东方科技集团股份有限公司 一种柔性显示基板及其制作方法、可折叠显示装置
CN109659347B (zh) * 2018-12-19 2021-02-26 武汉华星光电半导体显示技术有限公司 柔性oled显示面板以及显示装置
CN110068970B (zh) * 2019-04-18 2020-09-11 深圳市华星光电半导体显示技术有限公司 Tft阵列基板及显示面板
CN111402821B (zh) * 2020-04-27 2021-09-03 杭州领挚科技有限公司 一种led背光板及制备毫米级以下led背光板的方法
CN114220830B (zh) * 2021-12-08 2023-06-30 深圳市华星光电半导体显示技术有限公司 柔性显示面板

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1312958A (zh) * 1998-06-19 2001-09-12 薄膜电子有限公司 集成无机/有机互补薄膜晶体管电路及其制造方法
JP2004134694A (ja) * 2002-10-15 2004-04-30 Toppan Printing Co Ltd 有機薄膜トランジスタとその製造方法
CN101202296A (zh) * 2006-12-11 2008-06-18 株式会社日立制作所 薄膜晶体管装置、图像显示装置及其制造方法
CN103715226A (zh) * 2013-12-12 2014-04-09 京东方科技集团股份有限公司 Oled阵列基板及其制备方法、显示面板及显示装置
CN104538401A (zh) * 2014-12-23 2015-04-22 深圳市华星光电技术有限公司 Tft基板结构
CN106057825A (zh) * 2016-08-03 2016-10-26 深圳市华星光电技术有限公司 Oled显示装置的阵列基板及其制造方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4472073B2 (ja) * 1999-09-03 2010-06-02 株式会社半導体エネルギー研究所 表示装置及びその作製方法
JP3933667B2 (ja) * 2004-04-29 2007-06-20 三星エスディアイ株式会社 発光表示パネル及び発光表示装置
TWI336953B (en) * 2006-03-29 2011-02-01 Pioneer Corp Organic electroluminescent display panel and manufacturing method thereof
TWI624936B (zh) * 2013-06-05 2018-05-21 半導體能源研究所股份有限公司 顯示裝置
US20150380563A1 (en) * 2014-06-26 2015-12-31 Samsung Display Co., Ltd. Display apparatus and method for manufacturing the same
CN105914134B (zh) * 2016-05-27 2017-07-04 京东方科技集团股份有限公司 电子器件、薄膜晶体管、以及阵列基板及其制作方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1312958A (zh) * 1998-06-19 2001-09-12 薄膜电子有限公司 集成无机/有机互补薄膜晶体管电路及其制造方法
JP2004134694A (ja) * 2002-10-15 2004-04-30 Toppan Printing Co Ltd 有機薄膜トランジスタとその製造方法
CN101202296A (zh) * 2006-12-11 2008-06-18 株式会社日立制作所 薄膜晶体管装置、图像显示装置及其制造方法
CN103715226A (zh) * 2013-12-12 2014-04-09 京东方科技集团股份有限公司 Oled阵列基板及其制备方法、显示面板及显示装置
CN104538401A (zh) * 2014-12-23 2015-04-22 深圳市华星光电技术有限公司 Tft基板结构
CN106057825A (zh) * 2016-08-03 2016-10-26 深圳市华星光电技术有限公司 Oled显示装置的阵列基板及其制造方法

Also Published As

Publication number Publication date
CN106653810B (zh) 2020-09-04
US20180197931A1 (en) 2018-07-12
CN106653810A (zh) 2017-05-10

Similar Documents

Publication Publication Date Title
WO2018107554A1 (zh) Oled显示面板以及oled显示装置
WO2019019428A1 (zh) 柔性oled阵列基板及其制作方法
WO2012097564A1 (zh) 一种自对准薄膜晶体管的制作方法
WO2019127884A1 (zh) 弹性显示面板的制作方法、弹性显示面板及弹性显示器
WO2014169621A1 (zh) 薄膜晶体管及其制作方法
WO2019100455A1 (zh) 一种柔性触控显示屏及其制作方法
WO2020082426A1 (zh) 薄膜晶体管的制备方法、薄膜晶体管及显示面板
WO2016201729A1 (zh) 一种阵列基板及其制作方法、液晶显示器
WO2019056517A1 (zh) 薄膜晶体管结构及其制作方法
WO2017219432A1 (zh) 一种薄膜晶体管阵列基板及液晶面板
WO2014085971A1 (zh) 一种金属氧化物tft器件及制造方法
WO2017054250A1 (zh) 一种tft阵列基板及其制作方法
WO2016119280A1 (zh) 氧化物薄膜晶体管及其制作方法
WO2019037268A1 (zh) Amoled显示面板及显示装置
WO2017024573A1 (zh) 一种阵列基板及其制作方法
WO2018176566A1 (zh) 一种阵列基板的制作方法及阵列基板
WO2013185407A1 (zh) 显示面板及其制造方法
WO2019225940A1 (ko) 스트레쳐블 디스플레이 및 그 제조방법
WO2020080613A1 (ko) 표시 장치 및 이의 제조 방법
WO2017219421A1 (zh) 一种tft阵列基板及其制作方法、液晶显示装置
WO2019029008A1 (zh) 薄膜晶体管及薄膜晶体管的制造方法、液晶显示面板
WO2017067062A1 (zh) 一种双栅极薄膜晶体管及其制作方法、以及阵列基板
WO2019024195A1 (zh) 一种低温多晶硅阵列基板的制程方法以及低温多晶硅薄膜晶体管的制程方法
WO2019090838A1 (zh) 一种oled器件、oled显示面板及制备方法
WO2014121469A1 (zh) 一种薄膜晶体管及其像素单元的制造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17882196

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17882196

Country of ref document: EP

Kind code of ref document: A1