Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/816—Bodies having carrier transport control structures, e.g. highly-doped semiconductor layers or current-blocking structures
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02367—Substrates
  • H01L21/0237—Materials
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02367—Substrates
  • H01L21/02428—Structure
  • H01L21/0243—Surface structure
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02436—Intermediate layers between substrates and deposited layers
  • H01L21/02439—Materials
  • H01L21/02455—Group 13/15 materials
  • H01L21/02458—Nitrides
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02436—Intermediate layers between substrates and deposited layers
  • H01L21/02494—Structure
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02436—Intermediate layers between substrates and deposited layers
  • H01L21/02494—Structure
  • H01L21/02496—Layer structure
  • H01L21/02505—Layer structure consisting of more than two layers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/02521—Materials
  • H01L21/02538—Group 13/15 materials
  • H01L21/0254—Nitrides
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02612—Formation types
  • H01L21/02617—Deposition types
  • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02656—Special treatments
  • H01L21/02658—Pretreatments
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/811—Bodies having quantum effect structures or superlattices, e.g. tunnel junctions
  • H10H20/812—Bodies having quantum effect structures or superlattices, e.g. tunnel junctions within the light-emitting regions, e.g. having quantum confinement structures
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/819—Bodies characterised by their shape, e.g. curved or truncated substrates
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/819—Bodies characterised by their shape, e.g. curved or truncated substrates
  • H10H20/82—Roughened surfaces, e.g. at the interface between epitaxial layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/819—Bodies characterised by their shape, e.g. curved or truncated substrates
  • H10H20/821—Bodies characterised by their shape, e.g. curved or truncated substrates of the light-emitting regions, e.g. non-planar junctions
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/8215—Bodies characterised by crystalline imperfections, e.g. dislocations; characterised by the distribution of dopants, e.g. delta-doping
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/822—Materials of the light-emitting regions
  • H10H20/824—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
  • H10H20/825—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/01—Manufacture or treatment
  • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
  • H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
  • H10H20/0133—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
  • H10H20/01335—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials

Definitions

• LEDs Light emitting diodes
• Improvements in these devices have resulted in their use in light fixtures designed to replace conventional incandescent and fluorescent light sources.
• the LEDs have significantly longer lifetimes and, in some cases, significantly higher efficiency for converting electric energy to light.
• LEDs are important factors in determining the rate at which this new technology will replace conventional light sources and be utilized in high power applications.
• Many high power applications require multiple LEDs to achieve the needed power levels, since individual LEDs are limited to a few watts.
• LEDs generate light in relatively narrow spectral bands.
• the cost of many light sources based on LEDs is many times the cost of the individual LEDs. To reduce the cost of such light sources, the amount of light generated per LED must be increased without substantially increasing the cost of each LED and without substantially lowering the conversion efficiency of the individual LEDs.
• the conversion efficiency of individual LEDs is an important factor in addressing the cost of high power LED light sources.
• the conversion efficiency of an LED is defined to be the electrical power dissipated per unit of light that is emitted by the LED. Electrical power that is not converted to light in the LED is converted to heat that raises the temperature of the LED. Heat dissipation places a limit on the power level at which an LED operates.
• the LEDs must be mounted on structures that provide heat dissipation, which, in turn, further increases the cost of the light sources. Hence, if the conversion efficiency of an LED can be increased, the maximum amount of light that can be provided by a single LED can also be increased, and hence, the number of LEDs needed for a given light source can be reduced. In addition, the cost of operation of the LED is also inversely proportional to the conversion efficiency. Hence, there has been a great deal of work directed to improving the conversion efficiency of LEDs.
• an LED can be viewed as having three layers, the active layer sandwiched between a p-doped layer and an n-doped layer. These layers are typically deposited on a substrate such as sapphire. It should be noted that each of these layers typically includes a number of sub-layers. The overall conversion efficiency of an LED depends on the efficiency with which electricity is converted to light in the active layer. Light is generated when holes from the p-doped layer combine with electrons from the n-doped layer in the active layer.
• the amount of light that is generated by an LED of a particular size can, in principle, be increased by increasing the current passing through the device, since more holes and electrons will be injected per unit area into the active layer.
• the efficiency with which holes combine with electrons to produce light decreases. That is, the fractions of holes recombine without producing light increases.
• the efficiency decreases and the problems associated with high operating temperatures increase.
• the present invention includes a light emitting device and method for making the same.
• the light-emitting device includes an active layer sandwiched between a p-type semiconductor layer and an n-type semiconductor layer.
• the active layer emits light when holes from the p-type semiconductor layer combine with electrons from the n-type
• the active layer includes a number of sub-layers and has a plurality of pits in which the side surfaces of a plurality of the sub-layers are in contact with the p-type semiconductor material such that holes from the p-type semiconductor material are injected into those sub-layers through the exposed side surfaces without passing through another sub-layer.
• each sub-layer includes a substantially planar surface that is in contact with the substantially planar surface of another of the sub-layers and a plurality of side surfaces, each side surface is bounded by a wall of one of the pits.
• Each sublayer is characterized by a first hole current that enters that sub-layer through the substantially planar surface and a second hole current that enters that sub-layer through the side surfaces of the sub-layer, the second hole current is greater than 10 percent of the first hole current for at least one of the sub-layers.
• the first and second semiconductor layers comprise GaN family materials and the pits are located at dislocations in the n-type semiconductor layer.
• a light emitting device can be fabricated by growing an epitaxial n-type semiconductor layer on a substrate and growing an active layer that includes a plurality of sub-layers on the n-type semiconductor layer under growth conditions that cause pits to form in the active layer, a plurality of the sub-layers having sidewalls that are bounded by the pits. The portion of the active layer in the pits is etched to expose the sidewalls of the sub-layers in the pits.
• a p-type semiconductor layer is grown epitaxially over the active layer such that the p-type semiconductor layer extends into the pits and contacts the sidewalls of the sub-layers.
• a plurality of the sub-layers are grown and then the sidewalls of the pits are etched to expose the sidewalls of the sub-layers.
• the sidewalls of the pits are etched after each sub-layer is grown to expose the sidewalls of the sub-layers that have been deposited at that point in the processing.
• etching the active layer to expose the sidewalls includes changing a gas composition in an epitaxial growth chamber in which the device is fabricated to an atmosphere that etches facets of the active layer exposed in the pits faster than facets of the active layer that are not exposed in the pits.
• an atmosphere that includes NH 3 and/or H 2 can be used at an elevated temperature to perform the etching without removing the partially fabricated device from the epitaxial growth chamber.
• Figure 1 is a cross-sectional view of a prior art LED.
• Figure 2 is a cross-sectional view of a portion of an LED 30 according to one embodiment of the present invention.
• Figure 3 is a cross-sectional view of a portion of the GaN layers through the n- cladding layer of a typical GaN LED formed on a sapphire substrate.
• Figure 4 is an expanded cross-sectional view of a pit in a GaN layer during the growth of that layer.
• Figure 5 is a cross-sectional view of a portion of an LED in the vicinity of a pit that is grown over a dislocation that had a small pit on the top surface of an n-cladding layer.
• Figure 6 is the same cross-sectional view as Figure 5 after the sidewalls of the sublayers have been etched.
• Figures 7A-7D illustrate one embodiment of a method for growing the active layer that utilizes an etch after each sub-layer is grown.
• LED 20 is fabricated on a substrate 21 by depositing a number of layers on the substrate in an epitaxial growth chamber. Typically, a buffer layer 22 is deposited first to compensate for differences in the lattice constants between the lattice constant of the substrate and that of the material system making up the LED layers.
• the substrate is typically sapphire.
• buffer layer 22 is deposited, an n-type layer 23 is deposited followed by an active layer 24 and a p-type layer 25.
• the p-type layer is typically covered by a current spreading layer 26 in GaN LEDs to improve the current distribution through the p-type layer, which has a high resistivity.
• the device is powered by applying a voltage between contacts 27 and 28.
• the active layer is typically constructed from a number of sub-layers. Each sub-layer typically includes a barrier layer and a quantum well layer. Holes and electrons combine within the quantum well layer to generate light. Holes can also be lost within the quantum well layer in a manner that does not generate light. Such non-productive recombination events reduce the overall efficiency of the device. The fraction of the holes that are lost by non light-producing events depends on the density of holes within the quantum well layer, higher densities leading to a greater fraction of non-productive events. Holes that do not recombine in a particular sub-layer of the active layer enter the next lowest layer where the process is repeated. At low current densities, most of the holes eventually recombine in light producing events. At high current densities, most of the holes recombine in the first quantum well layer in non-productive processes, and hence, there are very few holes available for recombination in light-producing processes in the lower sub-layers of the active layer.
• the present invention is based on the observation that the problems in the prior art system arise from attempting to inject all of the holes into the sub-layers of the active layers through the topmost sub-layer.
• the present invention overcomes this problem by providing a layered structure that allows holes to be injected in the lower sub-layers of the active layer without requiring that the holes pass through the top sub-layer.
• This approach lowers the density of holes in all of the sub-layers while maintaining the total number of holes that are available for light-producing recombination events in the active layer.
• Figure 2 is a cross-sectional view of a portion of an LED 30 according to one embodiment of the present invention.
• LED 30 is fabricated on a substrate 31 by epitaxially growing a number of layers on substrate 31.
• the layers include a buffer layer 32, an n-type cladding layer 33, an active layer 34, and a p-type cladding layer 35.
• a current spreading layer 36 is deposited on the p-cladding layer.
• Active layer 34 includes a number of sub-layers 34a-34e as described above. To simplify the following discussion, sublayer 34a will be referred to as the top-most sub-layer; however, this is merely a convenient label and does not imply any particular orientation relative to the earth. Active layer 34 also includes a number of "pits" 37 that extend through the sub-layers of the active layer. To simplify the drawing, only one such pit is shown in the drawing; however, as will be explained in detail below, there is large number of such pits in active layer 34. Cladding layer 35 extends into these pits, and hence, holes from cladding layer 35 can access the sub-layers of active layer 34 through the sidewalls of the pits as well as through the top surface of sub- layer 34a.
• the holes that entered layer 34b are the holes that passed through layer 34a and the holes that entered layer 34b through the sidewalls of layer 34b that are exposed in the pits. Since LED 30 is powered from a constant current source, the total number of holes that are injected per unit time is substantially the same as the number of holes injected into a prior art device. Hence, the number of holes that enter layer 34a through the top surface thereof is reduced by the number of holes that enter the various sub-layers through the sidewalls of those sub-layers.
• the density of pits is sufficiently high, the density of holes in sub-layer 34a is substantially reduced, and the density of holes in the underlying sub-layers is substantially increased while maintaining the same hole current through the LED as that utilized in the prior art configuration.
• the overall efficiency of LED 30 is substantially increased relative to prior art devices at those current densities that lead to non- productive hole recombination events.
• the pits in the active layer are formed with the aid of the dislocations that arise from the difference in lattice constant between the materials from which the LED is constructed and the underlying substrate.
• GaN-based LEDs that are fabricated on sapphire substrates include vertically propagating dislocations that result from the difference in lattice constant between the GaN-based materials and the sapphire substrate.
• Figure 3 is a cross-sectional view of a portion of the GaN layers through the n-cladding layer of a typical GaN LED formed on a sapphire substrate.
• the GaN layers are deposited on a sapphire substrate 41 whose lattice constant differs from the GaN layers.
• the difference in lattice constant gives rise to dislocations that propagate through the various layers as the layers are deposited.
• An exemplary dislocation is
• the density of such dislocation is typically 10 to 10 per cm in a GaN LED deposited on a sapphire substrate.
• the number of dislocations that propagate into the n- cladding layer 43 depends on the nature of a buffer layer 42 and the growth conditions under which buffer layer 42 and n-cladding layer 43 are deposited.
• the dislocations give rise to small pits on the surface of the upper most layer of material such as pit 52. The size of these pits depends on the growth conditions under which the GaN material is deposited during the epitaxial growth of the layers.
• FIG 4 is an expanded cross-sectional view of a pit 61 in a GaN layer 62 during the growth of that layer.
• material is added to the crystal facets of layer 62 as shown by arrows 64 and 66.
• the crystal facet shown at 63 is typically the c-facet of the GaN crystal.
• additional facets such as facets 65 are exposed in addition to facet 63.
• the rate of growth on the different facets can be adjusted by the growth conditions.
• the rate of growth on the different facets can be adjusted by the growth conditions such that the rate of growth of the facets 65 exposed in the pit is greater than or less than that of the rate of growth of the facet 63. If the rate of growth of facets 65 is less than that of facet 63, the size of the pit will increase as material is deposited.
• FIG. 5 is a cross-sectional view of a portion of an LED in the vicinity of a pit 77 that is grown over a dislocation 76 that had a small pit 71 on the top surface of an n-cladding layer 73.
• the growth conditions are chosen such that the rate of growth on crystal facet 74 is substantially less than that on crystal facet 75. This is accomplished by choosing growth conditions that suppress the surface mobility of the materials that are deposited such that the natural tendency of these materials to smooth the surface as the materials are deposited is suppressed.
• the GaN barrier layers can be grown using a combination of V/ ⁇ ratio, growth rate, and growth temperature that minimizes the growth rate on the facet on facet 74.
• Each of these 3 parameters has a strong effect on the surface mobility of the atoms on the growing surface, and hence, can be manipulated to cause the pit size to increase as the layer is grown.
• the various sub-layers of active layer 72 are grown, the size of the pit increases.
• the thickness of the sub-layers in the pit is substantially thinner than the thickness of the sub-layers in the regions outside the pit.
• all of the sub-layers of the active layer are grown and then the material on facet 74 is removed by selectively etching the active layer using an etchant that attacks material on facet 74 faster than material on facet 75.
• the etching operation can be accomplished in the same growth chamber by introducing H 2 into the growth chamber after the growth of the sub-layers has been completed.
• the growth conditions can be set to enhance etching of the desired facets by utilizing a growth temperature that is greater than or equal to 850 °C using an ambient containing NH 3 and H 2 . In the absence of any group ⁇ materials, this ambient will etch the facets at a much higher rate than the c-plane material. Over time, the pits will open up due to the difference in etch rate between the facets and the c-plane material, and hence, expose the sidewalls of the sub-layers.
• the material can also be etched chemically using a solution that preferentially etches the crystal facet relative to the c-plane face.
• molten KOH can be used to etch the facets.
• hot solutions of H 2 S0 4 :H 3 P0 4 can be used to etch the material at temperatures greater than 250 °C.
• This method requires the removal of the wafer from the growth chamber, and hence, is not preferred.
• all of the sub-layers of the active layer are grown and then the sidewalls of the pits are selectively etched either in situ or by removing the wafer from the epitaxial growth chamber and utilizing a chemical etch.
• methods in which the sidewalls in the pits are selectively etched at the end of each deposition of each sub-layer can also be utilized. In such methods, the gaseous etch described above is utilized in situ after the deposition of each sub-layer.
• FIGS 7A-7D illustrate one embodiment of a method for growing the active layer that utilizes an etch after each sub-layer is grown.
• a first sub-layer 84 of the active layer is deposited over the n-type cladding layer 83, which has a pit 81 that is the result of a dislocation 80.
• Sub-layer 84 is deposited under conditions in which the growth rate of facet 85 is much faster than that on facet 86.
• the atmosphere in the growth chamber is switched to the etching atmosphere discussed above for a short period of time.
• the etching atmosphere could be set as a pause step for 1 minute at a temperature that is greater than 850 °C using an ambient containing NH 3 and H 2 .
• the sidewall of sub-layer 87 on facet 86 is preferentially etched back, exposing the sidewalls of the pits such as pit 81 as shown in Figure 7B.
• the chamber is then switched back to the epitaxial growth mode and a second active layer, sub-layer 88, is deposited under the same growth conditions that were used to deposit sub-layer 84 as shown in Figure 7C.
• the sidewall of sub-layer 88 extends into pit 81 and covers the exposed sidewall of sub-layer 84 in the pit.
• the chamber atmosphere is then switched back to the etching atmosphere and the sidewall 89 of layer 88 is etched back leaving both the sidewalls of sub-layers 84 and 88 exposed in the pit as shown in Figure 7D. This process is repeated until all of the sub-layers of the active layer are deposited.
• the p- cladding layers and other layers are then deposited such that the p-cladding layer is in direct contact with the exposed sidewalls of the sub-layers of the active layer.
• the control of the etching at the individual sub-layer depositions is easier to control. For example, if the entire stack is etched at once, the last sublayer will be significantly reduced in thickness in the planar regions between the pits. Hence, the last sub-layer thickness must be thicker to compensate for the loss in material. Thus the last sub-layer is different from the other sub-layers. If the sub-layers are etched one at a time, then all of the sub-layers will be identical.
• the present invention provides its advantages by injecting a significant fraction of the holes into the active layer through the sidewalls of the sub-layers of the active region.
• the fraction of the hole current that is injected into the active region through the sidewalls depends on the density of pits that are introduced into the active layer. If the density of pits is too small, most of the hole current will enter the active layer through the top surface of the uppermost sub-layer of the active layer. Hence, the density of pits must be sufficient to assure that a significant fraction of the hole current enters through the sidewalls of the sub-layers that are exposed in the pits. However, there is an upper limit on the density of pits that can be advantageously utilized.
• the density of pits is preferably adjusted to a level that allows at least 10 percent of the hole current to be injected into the sidewalls of the active layer sub-layers while maintaining the light output above that obtained without the sidewall injection scheme of the present invention.
• a pit density in the range of 10 7 to 1010 pits per cm 2 is sufficient.
• the density of pits in LEDs that utilize dislocations in the LED layers can be controlled by choosing the substrate on which the layers are deposited and by varying the growth conditions during the deposition of the n-type layers and any buffer layers on which these layers are deposited.
• the density of dislocations can be increased by choosing a substrate having a greater mismatch lattice constant with that of the n-type layers and/or by adjusting the growth conditions of the buffer layers that are deposited on the substrate prior to depositing the n-cladding layer.
• SiC, A1N, and Silicon substrates could be utilized to provide different degrees of mismatch.
• one or more buffer layers of material are typically deposited on the substrate under conditions that reduce the number of dislocations that propagate into the n- cladding layer. Altering the growth conditions of the buffer layer and other layers deposited on the buffer layer also alters the density of dislocations. Growth parameters such as the V/ ⁇ ratio, temperature, and growth rate all have significant effects on the dislocation density if they are changed in the early layers of the structure. Normally, these parameters are chosen to reduce the density of dislocations; however, the present invention can utilize these parameters to increase the level of dislocations.
• the GaN family of materials is defined to be all alloy
• compositions of GaN, InN and A1N can also be constructed according to the teachings of the present invention.
• the above-described embodiments are described in terms of "top” and “bottom” surfaces of the various layers. In general, the layers are grown from the bottom surface to the top surface to simplify the discussion. However, it is to be understood that these are merely convenient labels and are not to be taken as requiring any particular orientation with respect to the Earth.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Manufacturing & Machinery (AREA)
• Computer Hardware Design (AREA)
• Physics & Mathematics (AREA)
• Power Engineering (AREA)
• Chemical & Material Sciences (AREA)
• Materials Engineering (AREA)
• Led Devices (AREA)
• Drying Of Semiconductors (AREA)
• Weting (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=44061455

Family Applications (1)

Country Status (7)

Cited By (1)

Families Citing this family (24)

Citations (9)

Family Cites Families (93)

• 2009
  • 2009-11-25 US US12/626,474 patent/US8525221B2/en active Active
• 2010
  • 2010-10-01 JP JP2012541078A patent/JP5807015B2/ja active Active
  • 2010-10-01 EP EP10833736.1A patent/EP2504869B1/en active Active
  • 2010-10-01 KR KR20127007456A patent/KR20120102040A/ko not_active Ceased
  • 2010-10-01 CN CN201080039088.8A patent/CN102484179B/zh active Active
  • 2010-10-01 WO PCT/US2010/051205 patent/WO2011066038A1/en not_active Ceased
  • 2010-10-19 TW TW099135518A patent/TWI518946B/zh active
• 2013
  • 2013-08-05 US US13/959,297 patent/US8684749B2/en active Active
• 2014
  • 2014-02-07 US US14/175,623 patent/US9012953B2/en active Active

Patent Citations (9)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events