WO2009128372A1 - 薄膜トランジスタ、薄膜トランジスタの製造方法 - Google Patents
薄膜トランジスタ、薄膜トランジスタの製造方法 Download PDFInfo
- Publication number
- WO2009128372A1 WO2009128372A1 PCT/JP2009/057176 JP2009057176W WO2009128372A1 WO 2009128372 A1 WO2009128372 A1 WO 2009128372A1 JP 2009057176 W JP2009057176 W JP 2009057176W WO 2009128372 A1 WO2009128372 A1 WO 2009128372A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- gas
- metal
- film transistor
- thin film
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims description 29
- 238000004519 manufacturing process Methods 0.000 title claims description 24
- 238000000034 method Methods 0.000 title claims description 9
- 229910052751 metal Inorganic materials 0.000 claims abstract description 93
- 239000002184 metal Substances 0.000 claims abstract description 93
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 41
- 239000010949 copper Substances 0.000 claims abstract description 41
- 229910052802 copper Inorganic materials 0.000 claims abstract description 40
- 239000000654 additive Substances 0.000 claims abstract description 27
- 230000000996 additive effect Effects 0.000 claims abstract description 26
- 229910000881 Cu alloy Inorganic materials 0.000 claims abstract description 17
- 229910052719 titanium Inorganic materials 0.000 claims abstract description 10
- 229910052726 zirconium Inorganic materials 0.000 claims abstract description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 7
- 239000001301 oxygen Substances 0.000 claims abstract description 7
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 7
- 239000010408 film Substances 0.000 claims description 98
- 239000007789 gas Substances 0.000 claims description 82
- 238000004544 sputter deposition Methods 0.000 claims description 22
- 230000001590 oxidative effect Effects 0.000 claims description 18
- 239000004065 semiconductor Substances 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 abstract description 126
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 47
- 229910052710 silicon Inorganic materials 0.000 abstract description 46
- 239000010703 silicon Substances 0.000 abstract description 46
- 238000005530 etching Methods 0.000 abstract description 31
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 abstract description 16
- 239000001257 hydrogen Substances 0.000 abstract description 14
- 229910052739 hydrogen Inorganic materials 0.000 abstract description 14
- 239000012790 adhesive layer Substances 0.000 abstract description 9
- 229910052804 chromium Inorganic materials 0.000 abstract description 5
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 15
- 239000000758 substrate Substances 0.000 description 14
- 239000010936 titanium Substances 0.000 description 11
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 10
- 239000000243 solution Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 8
- 239000011651 chromium Substances 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 7
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 5
- 239000001569 carbon dioxide Substances 0.000 description 5
- 229910002092 carbon dioxide Inorganic materials 0.000 description 5
- 239000011259 mixed solution Substances 0.000 description 5
- 229910017604 nitric acid Inorganic materials 0.000 description 5
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 229910052786 argon Inorganic materials 0.000 description 4
- 229910001882 dioxygen Inorganic materials 0.000 description 4
- 229910052736 halogen Inorganic materials 0.000 description 4
- 150000002367 halogens Chemical class 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- 229910003902 SiCl 4 Inorganic materials 0.000 description 3
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 3
- 238000002474 experimental method Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 229910021578 Iron(III) chloride Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- RBTARNINKXHZNM-UHFFFAOYSA-K iron trichloride Chemical compound Cl[Fe](Cl)Cl RBTARNINKXHZNM-UHFFFAOYSA-K 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 239000002244 precipitate Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- YPSXFMHXRZAGTG-UHFFFAOYSA-N 4-methoxy-2-[2-(5-methoxy-2-nitrosophenyl)ethyl]-1-nitrosobenzene Chemical compound COC1=CC=C(N=O)C(CCC=2C(=CC=C(OC)C=2)N=O)=C1 YPSXFMHXRZAGTG-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 239000005749 Copper compound Substances 0.000 description 1
- UOACKFBJUYNSLK-XRKIENNPSA-N Estradiol Cypionate Chemical compound O([C@H]1CC[C@H]2[C@H]3[C@@H](C4=CC=C(O)C=C4CC3)CC[C@@]21C)C(=O)CCC1CCCC1 UOACKFBJUYNSLK-XRKIENNPSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 229910006404 SnO 2 Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- IZQZNLBFNMTRMF-UHFFFAOYSA-N acetic acid;phosphoric acid Chemical compound CC(O)=O.OP(O)(O)=O IZQZNLBFNMTRMF-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- -1 as shown in FIG. 1G Substances 0.000 description 1
- 150000001880 copper compounds Chemical class 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 125000000896 monocarboxylic acid group Chemical group 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/0021—Reactive sputtering or evaporation
- C23C14/0036—Reactive sputtering
- C23C14/0057—Reactive sputtering using reactive gases other than O2, H2O, N2, NH3 or CH4
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/14—Metallic material, boron or silicon
- C23C14/18—Metallic material, boron or silicon on other inorganic substrates
- C23C14/185—Metallic material, boron or silicon on other inorganic substrates by cathodic sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53233—Copper alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a transistor having an electrode film made of a copper alloy and a method for manufacturing the transistor.
- a metal wiring film is connected to a source region and a drain region of the TFT.
- TFTs and wiring films have been increasingly miniaturized. For this reason, in order to obtain a low-resistance wiring film, a wiring film mainly composed of copper is used.
- JP 2001-73131 A Japanese Patent Laid-Open No. 11-54458
- the inventors of the present invention stated that the reason why the adhesion between the copper wiring film and the silicon layer deteriorates is that the TFT that exposes the silicon layer to hydrogen plasma in order to recover the damage of the silicon layer in the TFT manufacturing process. I found out that it is in the process of improving the characteristics of.
- the metal wiring film for forming the source electrode film and drain electrode film has an adhesion layer made of a copper alloy to which magnesium and oxygen are added and has high adhesion to silicon, and pure copper. And has a two-layer structure of a metal low resistance layer having a lower resistance than that of the adhesion layer.
- the present invention includes a step of forming a gate electrode on a processing object, a step of forming a gate insulating layer on the gate electrode, a step of forming a semiconductor layer on the gate insulating layer, and the semiconductor layer Forming an ohmic contact layer thereon, forming a metal wiring film on the ohmic contact layer, patterning the ohmic contact layer and the metal wiring film, and first and second ohmic contact layers;
- a method for manufacturing an inverted staggered thin film transistor having a step of forming a source electrode and a drain electrode, wherein the step of forming the metal wiring film includes at least one of Ti, Zr, or Cr in a vacuum atmosphere Sputtering a copper alloy target containing an additive metal containing copper and copper, introducing a gas
- the additive metal and the oxygen and copper on the ohmic contact layer a method of manufacturing a thin film transistor comprising the steps of forming an adhesive layer containing.
- this invention is a manufacturing method of the thin-film transistor which contains the said additional metal in the said copper alloy target in the ratio of 5 atomic% or more and 30 atomic% or less.
- the step of forming the metal wiring film includes forming a metal low resistance layer having a copper content higher than the adhesion layer and lower resistance than the adhesion layer after forming the adhesion layer. It is a manufacturing method of a thin-film transistor including the process of forming on an adhesion layer.
- the present invention provides a method of manufacturing a thin film transistor in which CO 2 gas is used as the oxidizing gas, and the CO 2 gas is contained in a range of 3 parts by volume to 30 parts by volume with respect to 100 parts by volume of the sputtering gas. is there. Further, the present invention provides a method of manufacturing a thin film transistor in which O 2 gas is used as the oxidizing gas, and the O 2 gas is contained in a range of 3 parts by volume to 15 parts by volume with respect to 100 parts by volume of the sputtering gas. is there.
- the present invention also includes a gate electrode formed on the object to be processed, a gate insulating layer formed on the gate electrode, a semiconductor layer formed on the gate insulating layer, and formed on the semiconductor layer.
- An inverted staggered thin film transistor having first and second ohmic contact layers separated and a source electrode and a drain electrode respectively formed on the first and second ohmic contact layers,
- the source electrode and the drain electrode have an adhesion layer containing a copper alloy containing an additive metal composed of at least one of Ti, Zr, or Cr and oxygen on the contact surface between the first and second ohmic contact layers.
- It is a thin film transistor.
- the first and second ohmic contact layers are n-type semiconductor layers.
- this invention is a thin-film transistor by which the content rate of copper is higher than the said contact
- the present invention is the thin film transistor in which the additive metal is contained in a proportion of 5 atomic% to 30 atomic% with respect to the metal atom including the additive metal of the adhesion layer.
- a semiconductor mainly composed of silicon such as polysilicon or amorphous silicon is called a silicon layer.
- Diagram for explaining the transistor manufacturing method of the present invention Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention : Diagram for explaining the transistor manufacturing method of the present invention Diagram for explaining metal wiring film The figure for demonstrating the film-forming apparatus which manufactures the transistor of this invention Graph for comparing the specific resistance of the adhesion layer using O 2 gas and the adhesion layer using CO 2 gas
- Transistor 10 Processing object 12... Gate electrode 14... Gate insulating layer 16... Silicon layer 18... N-type silicon layer 20 a, 20 b. Drain electrode film 31... Source region 32... Drain region 51... Adhesion layer 52... Metal low resistance layer 111... Copper alloy target 112.
- Reference numeral 10 in FIG. 1A indicates an object to be processed in which the transistor manufacturing method of the present invention is used.
- the processing object 10 will be described.
- the processing object 10 has a transparent substrate 11 made of glass or the like, and the gate electrode 12 and the pixel electrode 13 are arranged on the transparent substrate 11 so as to be separated from each other. .
- a gate insulating layer 14, a silicon layer 16, and an n-type silicon layer 18 are arranged in this order from the transparent substrate 11 side so as to cover the gate electrode 12 and the pixel electrode 13.
- the n-type silicon layer 18 is a silicon layer having a resistance value lower than that of the silicon layer 16 by addition of impurities.
- the n-type silicon layer 18 and the silicon layer 16 are made of amorphous silicon, but may be monocrystalline or polycrystalline.
- the gate insulating layer 14 is an insulating film such as a silicon nitride thin film, and may be a silicon oxynitride film or another insulating film.
- Reference numeral 100 in FIG. 3 indicates a film forming apparatus that forms a metal wiring film on the surface of the processing object 10.
- the film forming apparatus 100 includes a carry-in / out chamber 102, a first film forming chamber 103a, and a second film forming chamber 103b.
- the carry-in / out chamber 102 and the first film forming chamber 103a and the first film forming chamber 103a and the second film forming chamber 103b are connected to each other through gate valves 109a and 109b, respectively.
- the evacuation systems 113, 114a, 114b are connected to the carry-in / out chamber 102 and the first and second film forming chambers 103a, 103b, respectively, and the gate valves 109a, 109b are closed, and the first and second components are formed.
- the inside of the film chambers 103a and 103b is evacuated.
- the door between the loading / unloading chamber 102 and the atmosphere is opened, the processing object 10 is loaded into the loading / unloading chamber 102, the door is closed, the inside of the loading / unloading chamber 102 is evacuated, the gate valve 109 a is opened, and the processing is performed.
- the object 10 is moved into the first film formation chamber 103a and held by the substrate holder 108.
- a copper alloy target 111 and a pure copper target 112 are respectively arranged on the bottom wall side inside the first and second film forming chambers 103a, and the n-type silicon layer 18 of the object to be processed 10 is the target 111. , 112 are held by the substrate holder 108 so that they can face each other.
- Gas introduction systems 105a and 105b are connected to the first and second film formation chambers 103a and 103b, respectively, and the gas introduction system 105a oxidizes the sputtering gas and the oxidation gas while evacuating the inside of the first film formation chamber 103a.
- the gas introduction system 105a oxidizes the sputtering gas and the oxidation gas while evacuating the inside of the first film formation chamber 103a.
- the sputtered particles made of the constituent material of the copper alloy target 111 reach the surface of the n-type silicon layer 18 and an adhesion layer in contact with the n-type silicon layer 18 is formed.
- the copper alloy target 111 contains an additive metal consisting of at least one of Ti (titanium), Zr (zirconium), and Cr (chromium) and copper, and the number of atoms of copper and the additive metal is 100 atomic%. When added, the added metal is contained in a proportion of 5 atomic% to 30 atomic%.
- the oxidizing gas is a gas that oxidizes the added metal and generates an oxide of the added metal.
- the surface of the film formation target 10 has copper as a main component, and the added metal. An adhesion layer containing the oxide is formed.
- a sputtering gas is introduced from the gas introduction system 105b, and the pure copper target 112 is sputtered, the surface of the processing object 10 is obtained.
- sputtered particles made of copper atoms, which are constituent materials of the pure copper target 112 arrive, and a metal low resistance layer made of pure copper is formed on the surface of the adhesion layer.
- no oxidizing gas is introduced in the second film formation chamber 103b.
- Reference numeral 20a in FIG. 1B indicates a metal wiring film composed of an adhesion layer and a low resistance layer
- reference numerals 51 and 52 in FIG. 2 indicate an adhesion layer and a metal low resistance layer, respectively.
- a resist film is disposed on the surface of the portion of the metal wiring film 20a located on the gate electrode 12, and the laminated film composed of the metal wiring film 20a, the n-type silicon layer 18 and the silicon layer 16 is etched, and the laminated film The portion not covered with the resist film is removed.
- FIG. 1C shows a state in which the resist film has been removed after etching the laminated film
- reference numeral 20b represents the metal wiring film remaining after being covered with the resist film.
- a patterned resist film 22 is disposed on the metal wiring film 20b, and the surface of the metal wiring film 20b is exposed on the bottom surface of the opening 24 of the resist film 22.
- an etching solution such as a mixed solution of phosphoric acid / nitric acid / acetic acid, a mixed solution of sulfuric acid / nitric acid / acetic acid, or a ferric chloride solution
- the exposed portion of the metal wiring film 20b is etched, and the metal wiring film 20b Is patterned.
- an opening 24 through which the n-type silicon layer 18 is exposed is formed on the bottom surface of the metal wiring film 20b on the gate electrode 12, and the metal wiring film 20b is separated by the opening 24, as shown in FIG.
- the source electrode film 27 and the drain electrode film 28 are formed, and the transistor 5 of the present invention is obtained.
- the n-type silicon layer 18 that is carried into the etching apparatus and exposed at the bottom surface of the opening 24 is etched by being exposed to plasma of an etching gas, so that the silicon layer 16 is exposed at the bottom surface of the opening 24 formed in the n-type silicon layer 18.
- the opening 24 formed in the n-type silicon layer 18 is located above the gate electrode 12, and the n-type silicon layer 18 is separated into the source region 31 and the drain region 32 by the opening 24.
- the surface of the silicon layer 16 is exposed at the bottom surface of the opening 25, and when the silicon layer 16 is exposed to etching gas plasma when etching the n-type silicon layer 18, hydrogen atoms are lost from the surface of the silicon layer 16. As a result, dangling bonds are formed.
- This dangling bond causes TFT characteristic defects such as leakage current.
- hydrogen is introduced to generate hydrogen plasma with the source electrode film 27 and the drain electrode film 28 exposed, When the silicon layer 16 exposed at the bottom of the opening 25 is exposed to hydrogen gas plasma, silicon atoms on the surface of the silicon layer 16 are combined with hydrogen and dangling bonds disappear.
- the source electrode film 27 and the drain electrode film 28 include the adhesion layer 51 containing copper as a main component and containing an additive metal at a ratio of 5 atomic% to 30 atomic%. Even if the source electrode film 27 and the drain electrode film 28 are exposed to hydrogen plasma, the n-type silicon layer 18 (the source region 31 and the drain layer) is formed. Copper does not precipitate at the interface with the region 32), and the electrode film composed of the metal wiring film 20a (20b) such as the source electrode film 27 and the drain electrode film 28 does not peel off.
- a passivation film 34 is formed as shown in FIG. 1 (h), a contact hole 37 is formed in the passivation film 34, and then a source electrode is formed as shown in FIG. 1 (i).
- a transparent electrode film 36 that connects the film 27 or the drain electrode film 28 and the pixel electrode 13 or the like is formed, a liquid crystal display panel is obtained.
- Gases that can be used for etching a silicon layer are Cl 2 , HBr, Cl 2 , HCl, CBrF 3 , SiCl 4 , BCl 3 , CHF 3 , PCl 3 , HI. , I 2 etc.
- One of these halogen gases may be used alone as an etching gas, or two or more of these halogen gases may be mixed and used as an etching gas.
- an additive gas other than a halogen gas such as O 2 , N 2 , SF 6 , N 2 , Ar, NH 3 may be added to the etching gas.
- the halogen gas can also be used when etching other etching objects such as silicon nitride (SiN), silicon oxide (SiO 2 ) GaAs, SnO 2 , Cr, Ti, TiN, W, and Al. is there.
- Examples of polysilicon etching gas include Cl 2 , Cl 2 + HBr, Cl 2 + O 2 , CF 4 + O 2 , SF 6 , Cl 2 + N 2 , Cl 2 + HCl, HBr + Cl 2 + SF 6, and the like.
- Examples of the etching gas for Si include SF 6 , C 4 F 8 , CBrF 3 , CF 4 + O 2 , Cl 2 , SiCl 4 + Cl 2 , SF 6 + N 2 + Ar, BCl 2 + Cl 2 + Ar, CF 4 , NF 3 , SiF 4 , BF 3 , XeF 2 , ClF 3 , SiCl 4 , PCl 3 , BCl 3 , HCl, HBr, Br 2 , HI, I 2, etc.
- Examples of the etching gas for amorphous silicon include CF 4 + O 2 and Cl 2 + SF 6 .
- the adhesion layer 51 is formed of 100% additive metal (metal Ti film, metal Zr film, etc.) and a pure copper metal low resistance layer 52 is laminated on the surface to form a metal wiring film, the metal low resistance made of pure copper
- the layer 52 and the metal low resistance layer 52 mainly composed of copper are etched using a mixed solution of phosphoric acid / nitric acid / acetic acid, a mixed solution of sulfuric acid / nitric acid / acetic acid, or a ferric chloride solution as an etchant.
- the adhesion layer 51 made of 100% additive metal or the adhesion layer 51 containing a large amount of additive metal has a significantly different etching rate from the pure copper metal low-resistance layer 52, and the metal low-resistance layer 52 and the adhesion layer. 51.
- the pure Ti thin film and the pure Zr thin film are insoluble in the etchant of the pure copper metal low resistance layer 52 and are soluble in the hydrofluoric acid strong acid etching solution. Such etchant is To dissolve the scan or Si, can not be used for TFT.).
- the adhesion layer 51 of 100% added metal is used as a barrier layer for the silicon layer and a copper thin film is formed on the surface, first, the copper thin film is patterned using an etching solution such as phosphoric acid / nitric acid / acetic acid mixed solution. Then, after exposing the barrier film surface, it is necessary to execute a dry etching process using an etching gas. Therefore, the number of processes increases and the cost increases.
- an etching solution such as phosphoric acid / nitric acid / acetic acid mixed solution.
- the adhesion layer 51 contains more copper than the additive metal
- the adhesion layer 51 and the metal low resistance layer 52 can be wet-etched with the same etching solution. Further, the adhesion layer 51 and the metal low-resistance layer 52 can be etched using the same resist film without re-arranging the resist film, so that the cost is low.
- the hydrogen gas flow rate is 500 sccm
- the pressure is 200 Pa
- the substrate temperature is 250 ° C.
- the power is 300 W
- the time is 60 seconds.
- the silicon nitride film was formed at a pressure of 120 Pa, a substrate temperature of 250 ° C., and a power of 300 W by introducing each gas at a ratio of SiH 4 : 20 sccm, NH 3 gas 300 sccm, and N 2 gas 500 sccm in a CVD apparatus in which the substrate was placed. .
- Adhesion of metal wiring film before exposure to hydrogen plasma (as depo. Adhesion) and adhesion after formation of silicon nitride film on the surface after exposure to hydrogen plasma (adhesion after H 2 plasma treatment) ) was measured by a tape test in which the adhesive tape was adhered and then peeled off, and the glass substrate surface exposed was evaluated as “x”, and the others were evaluated as “ ⁇ ”.
- the experiment was performed by changing the content ratio of the additive metal and the introduction ratio of the oxidizing gas.
- the evaluation results are shown in Tables 1 to 3 below as “adhesiveness”. Also, after forming the same metal wiring film on the surface of the silicon wafer as described above, annealing is performed in a vacuum atmosphere, and after removing the metal wiring film by etching, the surface is observed with an SEM to diffuse copper into silicon. The presence or absence of was observed.
- the sputtering gas is argon gas
- the oxidizing gas is oxygen gas
- the sputtering gas partial pressure in the sputtering atmosphere is 0.4 Pa.
- oxygen gas instead of oxygen gas, a target containing an added metal was sputtered using CO 2 gas as an oxidizing gas.
- Ar gas was used as a sputtering gas
- Ti was used as an additive metal
- adhesion and barrier properties were evaluated.
- the sputtering gas partial pressure is the same as above.
- the adhesion adheresion before and after the H 2 plasma treatment
- barrier properties are good when the additive metal is contained at 5 atomic% or more.
- the oxidizing gas may be introduced in a range of 3 parts by volume or more and 15 parts by volume or less with respect to 100 parts by volume of the argon gas.
- FIG. 4 shows the specific resistance of an adhesion layer (corresponding to the adhesion layer in the experimental results in Table 1) obtained when sputtering a copper alloy target 111 containing 10 atomic% Ti as an additive metal with Ar gas and O 2 gas.
- 5 is a graph showing the specific resistance of an adhesion layer (corresponding to the adhesion layer in the experimental results of Table 4) obtained when sputtering with Ar gas CO 2 gas. While towards CO 2 gas specific resistance in a range wider than O 2 gas is small, it is considered towards the CO 2 gas is due to the low oxidizing power than O 2 gas.
- the adhesion layer 51 preferably has high adhesion to the metal low resistance layer 52 in addition to adhesion to silicon or silicon oxide, the adhesion layer 51 of the present invention is a component of the metal low resistance layer 52. Contains 50% or more of copper.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Mechanical Engineering (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Inorganic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Physical Vapour Deposition (AREA)
Abstract
Description
近年では、TFTや配線膜が益々微細化されており、そのため、低抵抗の配線膜を得るために、銅を主成分とする配線膜が用いられている。
即ち、本発明は、処理対象物上にゲート電極を形成する工程と、前記ゲート電極上にゲート絶縁層を形成する工程と、前記ゲート絶縁層上に半導体層を形成する工程と、前記半導体層上にオーミックコンタクト層を形成する工程と、前記オーミックコンタクト層上に金属配線膜を形成する工程と、前記オーミックコンタクト層と前記金属配線膜をパターニングして、第一、第二オーミックコンタクト層と、ソース電極とドレイン電極とを形成する工程とを有する逆スタガー型の薄膜トランジスタの製造方法であって、前記金属配線膜を形成する工程は、真空雰囲気中で、Ti、Zr、又はCrの少なくとも一種類を含む添加金属と銅とを含有する銅合金ターゲットを、スパッタリングガスと酸化性ガスを含むガスを導入してスパッタリングし、前記オーミックコンタクト層上に銅と前記添加金属と酸素と、を含有する密着層を形成する工程を含む薄膜トランジスタの製造方法である。
また、本発明は、前記添加金属を、前記銅合金ターゲットに5原子%以上30原子%以下の割合で含有させる薄膜トランジスタの製造方法である。
また、本発明は、前記金属配線膜を形成する工程は、前記密着層を形成した後、前記密着層よりも銅の含有率が高く、前記密着層よりも低抵抗の金属低抵抗層を前記密着層上に形成する工程を含む薄膜トランジスタの製造方法である。
また、本発明は、前記酸化性ガスにはCO2ガスを用い、前記CO2ガスは前記スパッタリングガス100体積部に対し、3体積部以上30体積部以下の範囲で含有させる薄膜トランジスタの製造方法である。
また、本発明は、前記酸化性ガスにはO2ガスを用い、前記O2ガスは前記スパッタリングガス100体積部に対し、3体積部以上15体積部以下の範囲で含有させる薄膜トランジスタの製造方法である。
また、本発明は、処理対象物上に形成されたゲート電極と、前記ゲート電極上に形成されたゲート絶縁層と、前記ゲート絶縁層上に形成された半導体層と、前記半導体層上に形成され、分離されている第一、第二オーミックコンタクト層と、前記第一、第二オーミックコンタクト層上にそれぞれ形成されたソース電極とドレイン電極と、を有する逆スタガー型の薄膜トランジスタであって、前記ソース電極と前記ドレイン電極は、前記第一、第二オーミックコンタクト層との接触面に、Ti、Zr、又はCrの少なくとも一種からなる添加金属と、酸素とを含有する銅合金を含む密着層を有する、薄膜トランジスタである。
また、本発明は、前記第一、第二オーミックコンタクト層は、n型半導体層である薄膜トランジスタである。
また、本発明は、前記密着層よりも銅の含有率が高く、前記密着層よりも低抵抗の金属低抵抗層が、前記密着層上に配置された薄膜トランジスタである。
また、本発明は、前記添加金属が、前記密着層の添加金属を含む金属原子に対し5原子%以上30原子%以下の割合で含有された薄膜トランジスタである。
10……処理対象物
12……ゲート電極
14……ゲート絶縁層
16……シリコン層
18……n型シリコン層
20a、20b……金属配線膜
27……ソース電極膜
28……ドレイン電極膜
31……ソース領域
32……ドレイン領域
51……密着層
52……金属低抵抗層
111……銅合金ターゲット
112……純銅ターゲット
処理対象物10を説明すると、該処理対象物10は、ガラス等から成る透明基板11を有しており、透明基板11上には、ゲート電極12と画素電極13が離間して配置されている。
成膜装置100は、搬出入室102と、第一の成膜室103aと、第二の成膜室103bとを有している。搬出入室102と第一の成膜室103aの間と、第一の成膜室103aと第二の成膜室103bの間は、ゲートバルブ109a、109bを介してそれぞれ接続されている。
金属配線膜20aのゲート電極12上に位置する部分の表面にレジスト膜を配置し、金属配線膜20aと、n型シリコン層18と、シリコン層16とから成る積層膜をエッチングし、積層膜のレジスト膜で覆われていない部分を除去する。
次に、図1(d)に示すように、金属配線膜20b上にパターニングしたレジスト膜22を配置し、レジスト膜22の開口24の底面に、金属配線膜20bの表面が露出させた状態で、リン酸・硝酸・酢酸の混合液、硫酸・硝酸・酢酸の混合液、又は塩化第二鉄の溶液等のエッチング液に浸漬すると、金属配線膜20bの露出部分がエッチングされ、金属配線膜20bがパターニングされる。
n型シリコン層18に形成された開口24はゲート電極12の上方に位置しており、開口24によって、n型シリコン層18は、ソース領域31とドレイン領域32に分離される。
ポリシリコンのエッチングガスとしては、例えばCl2、Cl2+HBr、Cl2+O2、CF4+O2、SF6、Cl2+N2、Cl2+HCl、HBr+Cl2+SF6等がある。
アモルファスシリコンのエッチングガスとしては、例えばCF4+O2、Cl2+SF6等がある。
水素ガスプラズマ処理は、水素ガス流量500sccm、圧力200Pa、基板温度250℃、パワー300W、時間60秒である。
また、上記と同じ金属配線膜をシリコンウェハ表面に形成した後、真空雰囲気中でアニール処理をし、金属配線膜をエッチング除去した後、その表面をSEMで観察し、シリコン中への銅の拡散の有無を観察した。
また、酸素ガスに替え、CO2ガスを酸化性ガスに用いて添加金属を含有するターゲットをスパッタリングした。スパッタリングガスにはArガスを用い、添加金属にはTiを用い、密着性とバリア性を評価した。スパッタリングガス分圧は上記と同じである。
また、酸化性ガスはアルゴンガス100体積部の導入量に対し、3体積部以上15体積部以下の範囲で導入すればよいことがわかる。
また、二酸化炭素の方が、比抵抗の最低値が低くなる。
エッチングの観察結果を下記表5に示す。表5中、エッチング残渣が観察されないものを「○」、観察されたものを「×」とした。
Claims (9)
- 処理対象物上にゲート電極を形成する工程と、
前記ゲート電極上にゲート絶縁層を形成する工程と、
前記ゲート絶縁層上に半導体層を形成する工程と、
前記半導体層上にオーミックコンタクト層を形成する工程と、
前記オーミックコンタクト層上に金属配線膜を形成する工程と、
前記オーミックコンタクト層と前記金属配線膜をパターニングして、第一、第二オーミックコンタクト層と、ソース電極とドレイン電極とを形成する工程とを有する逆スタガー型の薄膜トランジスタの製造方法であって、
前記金属配線膜を形成する工程は、真空雰囲気中で、Ti、Zr、又はCrの少なくとも一種類を含む添加金属と銅とを含有する銅合金ターゲットを、スパッタリングガスと酸化性ガスを含むガスを導入してスパッタリングし、前記オーミックコンタクト層上に銅と前記添加金属と酸素と、を含有する密着層を形成する工程を含む薄膜トランジスタの製造方法。 - 前記添加金属を、前記銅合金ターゲットに5原子%以上30原子%以下の割合で含有させる請求項1記載の薄膜トランジスタの製造方法。
- 前記金属配線膜を形成する工程は、前記密着層を形成した後、前記密着層よりも銅の含有率が高く、前記密着層よりも低抵抗の金属低抵抗層を前記密着層上に形成する工程を含む請求項1又は請求項2のいずれか1項記載の薄膜トランジスタの製造方法。
- 前記酸化性ガスにはCO2ガスを用い、前記CO2ガスは前記スパッタリングガス100体積部に対し、3体積部以上30体積部以下の範囲で含有させる請求項1乃至請求項3のいずれか1項記載の薄膜トランジスタの製造方法。
- 前記酸化性ガスにはO2ガスを用い、前記O2ガスは前記スパッタリングガス100体積部に対し、3体積部以上15体積部以下の範囲で含有させる請求項1乃至請求項3のいずれか1項記載の薄膜トランジスタの製造方法。
- 処理対象物上に形成されたゲート電極と、
前記ゲート電極上に形成されたゲート絶縁層と、
前記ゲート絶縁層上に形成された半導体層と、
前記半導体層上に形成され、分離されている第一、第二オーミックコンタクト層と、
前記第一、第二オーミックコンタクト層上にそれぞれ形成されたソース電極とドレイン電極と、を有する逆スタガー型の薄膜トランジスタであって、
前記ソース電極と前記ドレイン電極は、前記第一、第二オーミックコンタクト層との接触面に、Ti、Zr、又はCrの少なくとも一種からなる添加金属と、酸素とを含有する銅合金を含む密着層を有する、
薄膜トランジスタ。 - 前記第一、第二オーミックコンタクト層は、n型半導体層である請求項6記載の薄膜トランジスタ。
- 前記密着層よりも銅の含有率が高く、前記密着層よりも低抵抗の金属低抵抗層が、前記密着層上に配置された請求項6又は請求項7のいずれか1項記載の薄膜トランジスタ。
- 前記添加金属は、前記密着層の添加金属を含む金属原子に対し5原子%以上30原子%以下の割合で含有された請求項6乃至請求項8のいずれか1項記載の薄膜トランジスタ。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009801090943A CN101971350B (zh) | 2008-04-15 | 2009-04-08 | 薄膜晶体管、薄膜晶体管的制造方法 |
JP2010508180A JP5282085B2 (ja) | 2008-04-15 | 2009-04-08 | 薄膜トランジスタ、薄膜トランジスタの製造方法 |
US12/881,641 US20110068402A1 (en) | 2008-04-15 | 2010-09-14 | Thin film transistor and method for producing thin film transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008106119 | 2008-04-15 | ||
JP2008-106119 | 2008-04-15 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/881,641 Continuation US20110068402A1 (en) | 2008-04-15 | 2010-09-14 | Thin film transistor and method for producing thin film transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009128372A1 true WO2009128372A1 (ja) | 2009-10-22 |
Family
ID=41199069
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/057176 WO2009128372A1 (ja) | 2008-04-15 | 2009-04-08 | 薄膜トランジスタ、薄膜トランジスタの製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20110068402A1 (ja) |
JP (1) | JP5282085B2 (ja) |
KR (1) | KR101098206B1 (ja) |
CN (1) | CN101971350B (ja) |
TW (1) | TW201001499A (ja) |
WO (1) | WO2009128372A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010287791A (ja) * | 2009-06-12 | 2010-12-24 | Mitsubishi Materials Corp | 配線層構造及びその製造方法 |
US20110291234A1 (en) * | 2010-05-27 | 2011-12-01 | Sang-Yun Lee | Semiconductor circuit structure and method of making the same |
WO2013157468A1 (ja) * | 2012-04-18 | 2013-10-24 | 山陽特殊製鋼株式会社 | 磁気記録媒体に用いる密着膜層用CrTi系合金およびスパッタリング用ターゲット材、並びにそれを使用した垂直磁気記録媒体 |
JP2016009186A (ja) * | 2014-06-23 | 2016-01-18 | 上海和輝光電有限公司Everdisplay Optronics (Shanghai) Limited | 有機発光ディスプレイ装置及びその薄膜トランジスタ |
WO2019093348A1 (ja) * | 2017-11-09 | 2019-05-16 | 三井金属鉱業株式会社 | 配線構造及びターゲット材 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5247448B2 (ja) * | 2006-08-10 | 2013-07-24 | 株式会社アルバック | 導電膜形成方法、薄膜トランジスタの製造方法 |
JP5659966B2 (ja) * | 2010-06-29 | 2015-01-28 | 日亜化学工業株式会社 | 半導体素子及びその製造方法 |
CN103295970B (zh) | 2013-06-05 | 2015-04-29 | 京东方科技集团股份有限公司 | 阵列基板、其制造方法及显示装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04192527A (ja) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | 半導体装置 |
JPH04302436A (ja) * | 1991-03-29 | 1992-10-26 | Casio Comput Co Ltd | 薄膜半導体素子及びその製造方法 |
JP2006041128A (ja) * | 2004-07-26 | 2006-02-09 | Kobe Steel Ltd | 半導体装置のCu系配線形成方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1155816B1 (en) * | 1998-12-28 | 2007-02-14 | Asahi Glass Company Ltd. | Layered product |
JP4192527B2 (ja) * | 2002-08-22 | 2008-12-10 | Nok株式会社 | 加硫接着剤組成物 |
JP4302436B2 (ja) * | 2003-05-28 | 2009-07-29 | パナソニック株式会社 | 送信装置および受信装置 |
KR100947525B1 (ko) * | 2003-03-12 | 2010-03-12 | 삼성전자주식회사 | 액정 표시 장치용 박막 트랜지스터 기판 및 이의 제조방법 |
TW200805667A (en) * | 2006-07-07 | 2008-01-16 | Au Optronics Corp | A display panel structure having a circuit element and a method of manufacture |
JP5247448B2 (ja) * | 2006-08-10 | 2013-07-24 | 株式会社アルバック | 導電膜形成方法、薄膜トランジスタの製造方法 |
US7919795B2 (en) * | 2006-12-21 | 2011-04-05 | Samsung Electronics Co., Ltd. | Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating the thin film transistor substrate |
-
2009
- 2009-04-08 JP JP2010508180A patent/JP5282085B2/ja active Active
- 2009-04-08 CN CN2009801090943A patent/CN101971350B/zh active Active
- 2009-04-08 KR KR1020107019937A patent/KR101098206B1/ko active IP Right Grant
- 2009-04-08 WO PCT/JP2009/057176 patent/WO2009128372A1/ja active Application Filing
- 2009-04-14 TW TW098112327A patent/TW201001499A/zh unknown
-
2010
- 2010-09-14 US US12/881,641 patent/US20110068402A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04192527A (ja) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | 半導体装置 |
JPH04302436A (ja) * | 1991-03-29 | 1992-10-26 | Casio Comput Co Ltd | 薄膜半導体素子及びその製造方法 |
JP2006041128A (ja) * | 2004-07-26 | 2006-02-09 | Kobe Steel Ltd | 半導体装置のCu系配線形成方法 |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010287791A (ja) * | 2009-06-12 | 2010-12-24 | Mitsubishi Materials Corp | 配線層構造及びその製造方法 |
US20120068265A1 (en) * | 2009-06-12 | 2012-03-22 | Ulvac, Inc. | Wiring layer structure and process for manufacture thereof |
US8624397B2 (en) * | 2009-06-12 | 2014-01-07 | Mitsubishi Materials Corporation | Electrode layer structure for a thin-film transistor and process for manufacture thereof |
US20110291234A1 (en) * | 2010-05-27 | 2011-12-01 | Sang-Yun Lee | Semiconductor circuit structure and method of making the same |
US8455978B2 (en) * | 2010-05-27 | 2013-06-04 | Sang-Yun Lee | Semiconductor circuit structure and method of making the same |
WO2013157468A1 (ja) * | 2012-04-18 | 2013-10-24 | 山陽特殊製鋼株式会社 | 磁気記録媒体に用いる密着膜層用CrTi系合金およびスパッタリング用ターゲット材、並びにそれを使用した垂直磁気記録媒体 |
JP2013222488A (ja) * | 2012-04-18 | 2013-10-28 | Sanyo Special Steel Co Ltd | 磁気記録媒体に用いる密着膜層用CrTi系合金およびスパッタリング用ターゲット材並びにそれを使用した垂直磁気記録媒体 |
JP2016009186A (ja) * | 2014-06-23 | 2016-01-18 | 上海和輝光電有限公司Everdisplay Optronics (Shanghai) Limited | 有機発光ディスプレイ装置及びその薄膜トランジスタ |
WO2019093348A1 (ja) * | 2017-11-09 | 2019-05-16 | 三井金属鉱業株式会社 | 配線構造及びターゲット材 |
Also Published As
Publication number | Publication date |
---|---|
CN101971350B (zh) | 2012-10-10 |
JPWO2009128372A1 (ja) | 2011-08-04 |
KR101098206B1 (ko) | 2011-12-23 |
US20110068402A1 (en) | 2011-03-24 |
JP5282085B2 (ja) | 2013-09-04 |
KR20100110388A (ko) | 2010-10-12 |
TW201001499A (en) | 2010-01-01 |
CN101971350A (zh) | 2011-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5282086B2 (ja) | 薄膜トランジスタの製造方法、薄膜トランジスタ | |
JP5282085B2 (ja) | 薄膜トランジスタ、薄膜トランジスタの製造方法 | |
JP5285710B2 (ja) | 薄膜トランジスタの製造方法 | |
JP6068327B2 (ja) | 薄膜トランジスタおよびその製造方法 | |
TWI572745B (zh) | 用於含銅金屬薄膜之蝕刻劑組成物以及使用其之蝕刻方法 | |
JP6077978B2 (ja) | 薄膜トランジスタおよびその製造方法 | |
CN103222061A (zh) | 布线构造 | |
WO2017195826A1 (ja) | 積層配線膜および薄膜トランジスタ素子 | |
US7012029B2 (en) | Method of forming a lamination film pattern and improved lamination film pattern | |
JP2012189726A (ja) | Ti合金バリアメタルを用いた配線膜および電極、並びにTi合金スパッタリングターゲット | |
JP2008251809A (ja) | 薄膜トランジスタ製造方法、液晶表示装置製造方法 | |
JP5424876B2 (ja) | 薄膜トランジスタ製造方法、液晶表示装置製造方法、電極形成方法 | |
WO2013042608A1 (ja) | 半導体装置およびその製造方法 | |
JPWO2010143609A1 (ja) | 電子装置の形成方法、電子装置、半導体装置及びトランジスタ | |
Yu et al. | The properties of Cu metallization based on CuMgAl alloy buffer layer | |
JP2661355B2 (ja) | 半導体装置の製造方法 | |
TW201030819A (en) | Al alloy film for display device, thin film transistor substrate, method for manufacturing same, and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980109094.3 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09732696 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20107019937 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010508180 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09732696 Country of ref document: EP Kind code of ref document: A1 |