WO2005086220A1 - Highly reliable, cost effective and thermally enhanced ausn die-attach technology - Google Patents
Highly reliable, cost effective and thermally enhanced ausn die-attach technology Download PDFInfo
- Publication number
- WO2005086220A1 WO2005086220A1 PCT/SE2005/000331 SE2005000331W WO2005086220A1 WO 2005086220 A1 WO2005086220 A1 WO 2005086220A1 SE 2005000331 W SE2005000331 W SE 2005000331W WO 2005086220 A1 WO2005086220 A1 WO 2005086220A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- wafer
- evaporating
- circuit die
- die
- Prior art date
Links
- 238000005516 engineering process Methods 0.000 title description 3
- 238000000034 method Methods 0.000 claims abstract description 59
- 238000001704 evaporation Methods 0.000 claims abstract description 45
- 229910052751 metal Inorganic materials 0.000 claims abstract description 44
- 239000002184 metal Substances 0.000 claims abstract description 44
- 238000009792 diffusion process Methods 0.000 claims abstract description 30
- 230000004888 barrier function Effects 0.000 claims abstract description 29
- 150000002739 metals Chemical class 0.000 claims abstract description 29
- 229910052737 gold Inorganic materials 0.000 claims abstract description 27
- 229910052718 tin Inorganic materials 0.000 claims abstract description 25
- 238000005476 soldering Methods 0.000 claims abstract description 20
- 238000003631 wet chemical etching Methods 0.000 claims abstract description 13
- 230000007547 defect Effects 0.000 claims abstract description 12
- 239000013078 crystal Substances 0.000 claims abstract description 10
- 238000000227 grinding Methods 0.000 claims abstract description 7
- 229910000679 solder Inorganic materials 0.000 claims description 28
- 229910052802 copper Inorganic materials 0.000 claims description 11
- 229910045601 alloy Inorganic materials 0.000 claims description 10
- 239000000956 alloy Substances 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 10
- 239000000203 mixture Substances 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 7
- 239000003990 capacitor Substances 0.000 claims description 6
- 230000005496 eutectics Effects 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 239000007787 solid Substances 0.000 claims description 5
- 229910052726 zirconium Inorganic materials 0.000 claims description 5
- 238000007788 roughening Methods 0.000 claims 4
- 239000010931 gold Substances 0.000 description 56
- 230000008020 evaporation Effects 0.000 description 14
- 239000010949 copper Substances 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 230000032798 delamination Effects 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 239000006023 eutectic alloy Substances 0.000 description 3
- 239000001995 intermetallic alloy Substances 0.000 description 3
- 230000008018 melting Effects 0.000 description 3
- 238000002844 melting Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- BDAGIHXWWSANSR-UHFFFAOYSA-N methanoic acid Natural products OC=O BDAGIHXWWSANSR-UHFFFAOYSA-N 0.000 description 2
- 230000005693 optoelectronics Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 239000002470 thermal conductor Substances 0.000 description 2
- OSWFIVFLDKOXQC-UHFFFAOYSA-N 4-(3-methoxyphenyl)aniline Chemical compound COC1=CC=CC(C=2C=CC(N)=CC=2)=C1 OSWFIVFLDKOXQC-UHFFFAOYSA-N 0.000 description 1
- RZVAJINKPMORJF-UHFFFAOYSA-N Acetaminophen Chemical compound CC(=O)NC1=CC=C(O)C=C1 RZVAJINKPMORJF-UHFFFAOYSA-N 0.000 description 1
- 229910015363 Au—Sn Inorganic materials 0.000 description 1
- 241001050985 Disco Species 0.000 description 1
- 229910003266 NiCo Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910008284 Si—F Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 239000012080 ambient air Substances 0.000 description 1
- 230000003064 anti-oxidating effect Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000009833 condensation Methods 0.000 description 1
- 230000005494 condensation Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- WUUZKBJEUBFVMV-UHFFFAOYSA-N copper molybdenum Chemical compound [Cu].[Mo] WUUZKBJEUBFVMV-UHFFFAOYSA-N 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 235000019253 formic acid Nutrition 0.000 description 1
- 230000008595 infiltration Effects 0.000 description 1
- 238000001764 infiltration Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000011433 polymer cement mortar Substances 0.000 description 1
- 238000004663 powder metallurgy Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
- H01L21/3043—Making grooves, e.g. cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0104—Zirconium [Zr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Definitions
- the present invention relates to a method for attaching circuit dies, a method for manufacturing a circuit die, a circuit die, a circuit package including such a die and a power module including such a die.
- the present invention relates to a circuit die, where said integrated circuit die should be interpreted to include discrete components, such as capacitors, inductors, diodes and resistors, a power module including such an integrated circuit die or discrete component, a package including such an integrated circuit die or discrete component, a method for manufacturing a circuit die, and a method for attaching a circuit die on a heat sink where said circuit is soldered to the heat sink using an Au-Sn soldering alloy.
- discrete components such as capacitors, inductors, diodes and resistors
- a power module including such an integrated circuit die or discrete component
- a package including such an integrated circuit die or discrete component
- a method for manufacturing a circuit die and a method for attaching a circuit die on a heat sink where said circuit is soldered to the heat sink using an Au-Sn soldering alloy.
- Integrated circuits are, in broad terms, manufactured by processing a front side of an integrated circuit wafer comprising a multitude of integrated circuit dies or discrete power transistors or capacitors. The individual integrated circuits are then sawed from the wafer and mounted in an integrated circuit package, the connectors on the die are bonded to respective connectors on the package and the package is then sealed and ready for shipping.
- One way of attaching a circuit die to a package is by soldering the backside of the die to a flange of the package.
- Mounting of the die in the package comprises specific problems when the integrated circuit is a power device, since such devices produce a significant amount of heat and therefore are exposed to thermal mismatch and stress.
- the die, solder and flange expand or contract differently due to the cooling after soldering or generated heat, delamination can occur if the induced stress is too large, thereby ruining the device.
- CTE coefficient of thermal expansion
- the size of the die is of great importance since a larger die will experience larger thermal mismatch and stress for the same temperature.
- thermal mismatch can be a problem, when the die is a power device, such as RF power transistors.
- the die, solder and flange can dissipate the generated heat, that is, that the die, solder and flange are good thermal conductors.
- the attachment of the die is conventionally performed by an AuSi eutectic die-attach, which unfortunately oftentimes causes sever void problems with a large die.
- the AuSi eutectic die-attach can moreover induce strong stress on the die, which limits the size and thickness of the die. Thinner die is desirable since better heat conduction from the die to the solder and flange is achieved.
- the CTE for CuZr flanges matches the CTE for Au ⁇ n, which could be used as solder.
- AuSn further has superior thermal and electrical conductivity and compared to AuSi.
- a lower soldering temperature can be used with the AuSn solder compared to the AuSi eutectic alloy. This will reduce the induced stress.
- PCM Powder Copper Molybdenum
- CPC Copper-PCM-Copper and is a laminate of copper and PCM and copper.
- the layers are clad under heat and pressure by rolling to form the CPC with certain thickness combinations, for example CPC (141), CPC (232), where the number stands for the thickness proportion between the different layers.
- CPC 141
- CPC 232
- Even a pure copper heat sink is applicable, however the CuZr alloy is more stable with respect to mechanical and electrical properties than the pure copper.
- GB-A-2 221 570 discloses bonding of a laser chip to a heat sink without the use of a discrete solder. The method is performed by metallizing the chip with a 2-3 urn thickness layer of tin sandwiched between submicron thickness layers of gold.
- US 2004/0029304 Al discloses a cost effective method for assembly of hybrid optoelectronic circuits requiring flip-chip bonding of multiple active optoelectronic devices onto common substrate with fine pitch and high accuracy.
- COB technique Chip On Board
- a method for attaching integrated circuit dies to flanges of integrated circuit packages wherein each of the integrated circuit dies is sawed from a wafer.
- the method comprises the steps of: reducing the thickness of the wafer by mechanical grinding, applying an isotropic wet chemical etching to the wafer to eliminate crystal defects generated by grinding, evaporating adhesion and diffusion barrier metals on the backside of the wafer, evaporating Au and Sn on the backside of the wafer, wherein the weight proportion of Au is equal to or larger than 85%, sawing the wafer into the circuit dies, and soldering each of the circuit dies to a respective flange of an integrated circuit package.
- a method for manufacturing an integrated circuit die to be attached to a flange of an integrated circuit package, wherein the integrated circuit die is sawed from a wafer comprises the steps of: reducing the thickness of the wafer by mechanical grinding, applying an isotropic wet chemical etching to the wafer to eliminate crystal defects, evaporating adhesion and diffusion barrier metals on the backside of the wafer, evaporating Au and Sn on the backside of the wafer, wherein the weight proportion of Au, is equal to or larger than 85%, and sawing the wafer into circuit dies.
- an integrated circuit die comprising a layer of adhesion and diffusion barrier metals on a backside of the die to be attached to a flange of an integrated circuit package, a stack of alternating layers of Au and Sn, where a first layer in the stack, which closest to the layer of diffusion barrier metals, is an Au layer and the final layer in the stack is an Au layer.
- the integrated circuit die is characterised m that the weight percentage of Au in relation to Sn in the stack is equal to or higher than 85%.
- an integrated circuit package comprising a flange and an integrated circuit according to the third or fourth aspect of the invention, wherein the flange is made of an alloy of Cu and Zr.
- a rough etching is applied to the Si after the isotropic wet chemical etching to roughen the Si surface.
- a round up etch is applied after the rough etching to eliminate sharp re-entrant peaks.
- the rough etching achieves a mechanical interlocking function and increases the contact area between the Si and the adhesion metals, such as Ti. This eliminates or at least further reduces the risk of delamination and increases the adhesion effect.
- the elimination of sharp re-entrant peaks removes "shadows" on the Si surface. Such "shadows” may render it more difficult to completely cover the Si surface with the adhesion metal during evaporation.
- the step of applying an isotropic wet chemical etching removes at least 25 ⁇ m, preferably 30 ⁇ m, of the wafer backside.
- the integrated circuit die is less than 150 ⁇ m thick, preferably approximately 40 ⁇ m to 80 ⁇ m.
- the flange is an alloy of Cu and Zr.
- evaporating a first Au layer, an Sn layer and a second Au layer performs the step of evaporating Au and Sn on the backside of the wafer.
- the final layer of Au in the stack is thick enough to produce a smooth surface to facilitate release from an UV curable sawing tape, to obtain a residue free, clean Au surface, and to ensure full coverage of the Sn surface to prevent tin oxide formation.
- Common diffusion barrier metals such as Pt, Ni, Pd, Cr etc, can form inter-metallic alloys with Sn.
- the diffusion barrier metals can be resolved in the AuSn solder and thus erode the barrier causing delamination.
- the invented method prevents formation of inter-metallic alloys between the Sn in the AuSn solder and the diffusion barrier metals thereby substantially increasing the reliability and high temperature operation of the device.
- the final layer of Au is approximately between 0.5 and l.O ⁇ m thick.
- the sawing tape from the die is facilitated, since a smoother face is achieved by the Au layer compared to the rough polycrystalline structure of the Sn.
- the smoother Au surface can achieve a polymer residue free surface, which in turn at least reduces formation of voids.
- evaporating a first Au layer and an Sn layer performs the step of evaporating Au and Sn on the backside of the wafer.
- the first Au layer is so formed that at least a part of the first Au layer, being adjacent to the diffusion barrier metals layer, retain solid state during the step of soldering the circuit die to the flange.
- the temperature is above the melting point for Sn of 232 degrees Celsius, which will then start to form inter-metallic alloys with the Au, such as AuSn and Au 5 Sn, which each has a lower melting temperature than Au.
- Au will migrate rapidly into the molten Sn layer from both sides, that is, the Au layer adjacent to the diffusion barrier metals and also from the Au layer on the package flange. Thus a solder is achieved, attaching the circuit die onto the package flange.
- the Au layer adjacent to the diffusion metals layer is so thick that the diffusion of solid Au into the molten Sn layer, or the Au and Sn liquid mixture, forming an eutectic alloy at approximately 280 degrees Celsius, is not complete and since the temperature, which is less than 340 degrees Celsius, during soldering do not ever reach the melting point for Au, being 1063 degrees Celsius, or for an Au rich mixture of Au and Sn, compared to the eutectic composition of Au and Sn, the part of the layer adjacent to the diffusion barrier metals is kept intact. Thereby, the Sn is not allowed to reach and erode the diffusion barrier metals.
- the eutectic composition of Au and Sn comprises 80 weight percent Au and 2G weight percent Sn.
- the first layer of Au is approximately 3 ⁇ m to 6 ⁇ m, preferably 5 ⁇ m thick.
- the flange comprises a layer of plated Au, being 0.4 to 2.5 ⁇ m thick, which, together with the Au and Sn layers on the die during the step of soldering forms an alloy being Au richer than the eutectic
- the Au rich alloy may comprise between 86 and 89
- the step of evaporating adhesion and diffusion barrier metals comprises evaporating a Ti layer and evaporating a Pt layer on the backside of the wafer.
- Figure 1 is a schematic flow diagram of an embodiment 25 according to the invention.
- Figure 2 is a schematic flow diagram of the defect-etching step shown in figure 1 in greater detail.
- Figure 3 is a schematic flow diagram of the evaporation step shown in figure 1 in greater detail.
- Figure 4 is a schematic side view of a circuit die according to the present invention.
- Figure 5 is a schematic top view of an integrated circuit package according to the present invention comprising an integrated circuit according to the present invention.
- Figure 6 is a schematic top view of a part of a package according to the present invention comprising circuits and power transistors mounted according to the present invention.
- FIG. 1 is a schematic flow diagram of an embodiment according to the present invention disclosing the different steps in the process flow.
- step 101 the wafer is thinned, using a DISCO mechanical grinding tool, from approximately 525 or 675 ⁇ m to a wafer thickness which is approximately 30 ⁇ m thicker than the final die thickness, in the present embodiment approximately llO ⁇ m.
- step 102 a defect etch of approximately 30 ⁇ m is performed in step 102.
- the roughness of the surface is controlled by a SEZ chemical etcher.
- the final thickness of the Si wafer is approximately 80 ⁇ m. For some applications it can be foreseen that the final thickness need to be as small as 40 ⁇ m.
- the defect-etch removes crystal defects and achieves an elastic Si wafer.
- the evaporated, metals on the Si wafer will make it bend rather much dependent on the wafer thickness and the solder metal stack composition and total thickness.
- the wafer needs to be absolutely flat and if the wafer is brittle it will break during the flattening process. By performing the defect-etch the wafer is made elastic and it will be possible to flatten it during the sawing.
- the roughness is controlled giving a roughness range of 0.4- l.O ⁇ m, so that an increased mechanical interlocking between the metal stack and the roughened Si surface is achieved.
- the rough Si surface will also increase the contact area between the wafer and the adhesion metal layer. Consequently one can obtain manifold stronger adhesion compared to the flat Si surface.
- a shear strength of more than 20kg/5mm 2 has been measured. The defect etch will be further described in connection with figure 2.
- step 103 an HF hume treatment is performed to remove native oxide having formed on the Si surface by the oxygen in the ambient air.
- an HF spin with a diluted solution may be used.
- the F in the HF hume or HF water solution also bonds to the Si on the surface and achieves a Si-surface passivation by forming Si-F bonds, which prevent surface oxidation.
- Evaporation of the adhesion metal, diffusion barrier metal and Au/Sn stack is performed in step 104. This step is further detailed in figure 3. After evaporation the wafer is taped on the backside with an UV curable tape and sawed in step 105 and finally the individual dies are soldered to respective package flanges.
- the soldering is performed in a formic acid or nitrogen ambience at a temperature of 290-320 degrees Celsius for approximately 30 to 150 seconds dependent of the soldering tools used, such as batch-wise or single- package type. Since the solidification temperature is approximately 280 degrees, compared to 370 degrees for soldering with AuSi lower stress is induced on the dies.
- FIG. 2 is a schematic flow diagram of step 102 in figure 1, that is the rough defect etch.
- step 201 a bulk silicon etch is performed using Spinetch ® BT as medium with a flow of 1.2 1/min and at a temperature of 25 degrees Celsius.
- step 201 is performed for 40 seconds.
- step 202 a spin-off is performed for 3 seconds.
- the chuck speed is 1400 rpm. For all of the following steps the chuck speed is 700 rpm.
- step 203 a rough etch is performed using 1 part HF, 2 parts HN0 and 8 parts H 2 S0 4 as medium with a flow of 1.0 1/min.
- the temperature in step 203 is set to 55 degrees Celsius and the step is performed for 60 seconds.
- a spin-off step 204 is performed for 3 seconds and a rinse step 205 using DI as medium with a flow of 1.0 1/min is performed for 5 seconds.
- a peak round-up step 206 using Spinetch ® D for medium and with a flow of 1.0 1/min is performed at a temperature of 25 degrees Celsius for 2 seconds.
- a rinse step 207 using the medium DI with flow 1.0 1/min is performed for 10 seconds and finally a spin-off step 208 with chuck speed 1500 rpm is performed for 10 seconds.
- FIG 3 is a schematic flow diagram of the evaporation step 104 in figure 1 in more detail.
- the flow diagram in figure 3 discloses the E-beam evaporation of the Ti/Pt/Au/Sn/Au stack, in total 9.1 ⁇ m thick.
- the E-beam evaporation is equipped with three Knudsen planetaries, which achieves deposition uniformly with accuracy better than +/-5%, typically +/- 3%, in thickness.
- the deposition efficiency is approximately 50%.
- the base pressure is pumped down to less than 1.5*10 " ' mbar by a cryo-pump in order to prevent oxygen induced solder aggregation.
- step 302 the adhesion metal layer is added by evaporating a 150 nm thick Ti layer at an evaporation 5 speed of 1.0 nm/s and in step 303 the diffusion barrier metal layer is added by evaporating a 150 nm thick Pt layer at an evaporation speed of 0.5 nm/s.
- step 304 a 5000 nm thick Au layer is added, forming the first layer in the solder stack, by evaporation at a speed of 1.0 nm/s. Evaporation induces
- the E-beam evaporator is also equipped with six quartz crystals to monitor the thickness of the metal
- Figure 4 is a schematic side view of an integrated circuit die according to the present invention, comprising the metal stack produced according to the methods described earlier. The figure is not to scale.
- a circuit die 401 having on its ? ⁇ 5 backside a first layer of Ti 402 being 150 nm thick.
- On top of the Ti layer 402 is a 150 nm thick Pt layer 403, a 5000 nm thick Au layer 404, a 2800 nm thick Sn layer 405 and finally a 1000 nm thick Au layer evaporated.
- the layers 402 to 406 constitute the metal stack.
- a thinner metal stack is preferable when the wafer thickness is around or below 60 ⁇ m.
- the thinner metal stack of 6 ⁇ m requires a better flatness of the flange.
- Such a thinner metal stack may be constituted by for instance lOOnm Ti / lOOnm Pt / 3400nm Au / 1900 nm Sn / 700 nm Au, in order from the Si surface and out.
- FIG. 5 is a schematic top view of a package 501 according to the present invention.
- the package comprises a flange 502 on top of which an integrated circuit die 503 according to the present invention has been soldered.
- FIG. 6 is a schematic top view of a part of a package according to the invention.
- a flange 601 of the package comprises a window frame 602. On the window frame is an external connector 603 mounted. Capacitors 604 are connected through Au wire bonds 606 to power transistors 605 and further to the external connector 603. In this embodiment there are thus several circuits and discrete components, of different kinds, soldered to the flange 601 according to the methods described herein.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Die Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007502765A JP4700681B2 (ja) | 2004-03-09 | 2005-03-07 | Si回路ダイ、Si回路ダイを製作する方法およびSi回路ダイをヒートシンクに取り付ける方法並びに回路パッケージと電力モジュール |
US11/530,276 US7608485B2 (en) | 2004-03-09 | 2006-09-08 | Highly reliable, cost effective and thermally enhanced AuSn die-attach technology |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04445024A EP1575089B1 (de) | 2004-03-09 | 2004-03-09 | Hochzuverlässige, kostengünstige und thermisch verbesserte Halbleiterchip-Befestigungstechnologie mit AuSn |
EP04445024.5 | 2004-03-09 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/530,276 Continuation US7608485B2 (en) | 2004-03-09 | 2006-09-08 | Highly reliable, cost effective and thermally enhanced AuSn die-attach technology |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005086220A1 true WO2005086220A1 (en) | 2005-09-15 |
Family
ID=34814471
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE2005/000331 WO2005086220A1 (en) | 2004-03-09 | 2005-03-07 | Highly reliable, cost effective and thermally enhanced ausn die-attach technology |
Country Status (5)
Country | Link |
---|---|
US (1) | US7608485B2 (de) |
EP (1) | EP1575089B1 (de) |
JP (1) | JP4700681B2 (de) |
DE (1) | DE602004010061T2 (de) |
WO (1) | WO2005086220A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009054892A (ja) * | 2007-08-28 | 2009-03-12 | Panasonic Electric Works Co Ltd | Ledチップの実装方法 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7327029B2 (en) * | 2005-09-27 | 2008-02-05 | Agere Systems, Inc. | Integrated circuit device incorporating metallurigical bond to enhance thermal conduction to a heat sink |
US8828804B2 (en) * | 2008-04-30 | 2014-09-09 | Infineon Technologies Ag | Semiconductor device and method |
US7754533B2 (en) * | 2008-08-28 | 2010-07-13 | Infineon Technologies Ag | Method of manufacturing a semiconductor device |
US8637379B2 (en) * | 2009-10-08 | 2014-01-28 | Infineon Technologies Ag | Device including a semiconductor chip and a carrier and fabrication method |
US8994182B2 (en) | 2012-12-21 | 2015-03-31 | Cree, Inc. | Dielectric solder barrier for semiconductor devices |
US8970010B2 (en) | 2013-03-15 | 2015-03-03 | Cree, Inc. | Wafer-level die attach metallization |
JP5877487B1 (ja) * | 2014-12-26 | 2016-03-08 | パナソニックIpマネジメント株式会社 | 発光装置 |
US9893027B2 (en) | 2016-04-07 | 2018-02-13 | Nxp Usa, Inc. | Pre-plated substrate for die attachment |
CA3044526A1 (en) | 2016-12-07 | 2018-06-14 | Progenity, Inc. | Gastrointestinal tract detection methods, devices and systems |
CA3045310A1 (en) | 2016-12-14 | 2018-06-21 | Progenity, Inc. | Treatment of a disease of the gastrointestinal tract with a chemokine/chemokine receptor inhibitor |
EP3883636A1 (de) | 2018-11-19 | 2021-09-29 | Progenity, Inc. | Einnehmbare vorrichtung zur abgabe eines therapeutikums an den magen-darm-trakt |
EP4309722A2 (de) | 2019-12-13 | 2024-01-24 | Biora Therapeutics, Inc. | Einnehmbare vorrichtung zur abgabe eines therapeutischen mittels an den magen-darm-trakt |
CN114171422B (zh) * | 2022-02-11 | 2022-06-03 | 浙江里阳半导体有限公司 | 半导体器件的制造方法及其蒸镀缺陷的检测方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4518112A (en) * | 1982-12-30 | 1985-05-21 | International Business Machines Corporation | Process for controlled braze joining of electronic packaging elements |
JPS6156422A (ja) * | 1984-08-28 | 1986-03-22 | Nec Corp | 半導体装置 |
US4875617A (en) * | 1987-01-20 | 1989-10-24 | Citowsky Elya L | Gold-tin eutectic lead bonding method and structure |
DE4025622A1 (de) * | 1990-08-13 | 1992-02-20 | Siemens Ag | Anschlusskontakthoecker und verfahren zu dessen herstellung |
US20040029304A1 (en) * | 2002-03-27 | 2004-02-12 | Intel Corporation | Packaging of multiple active optical devices |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3648357A (en) * | 1969-07-31 | 1972-03-14 | Gen Dynamics Corp | Method for sealing microelectronic device packages |
JPS556839A (en) * | 1978-06-28 | 1980-01-18 | Nec Corp | Semiconductor device |
JPS5837713B2 (ja) * | 1978-12-01 | 1983-08-18 | 富士通株式会社 | 半導体レ−ザ−装置の製造方法 |
JPS6223118A (ja) * | 1985-07-24 | 1987-01-31 | Hitachi Ltd | 半導体装置 |
JPH0793329B2 (ja) * | 1987-03-10 | 1995-10-09 | 日本鉱業株式会社 | 半導体ペレツトの固定方法 |
GB2221570B (en) * | 1988-08-04 | 1992-02-12 | Stc Plc | Bonding a semiconductor to a substrate |
JPH0665376B2 (ja) * | 1990-10-19 | 1994-08-24 | 日本碍子株式会社 | セラミック粒の製造方法 |
JP2605502B2 (ja) * | 1991-05-14 | 1997-04-30 | 三菱電機株式会社 | パッケージ |
US5353193A (en) * | 1993-02-26 | 1994-10-04 | Lsi Logic Corporation | High power dissipating packages with matched heatspreader heatsink assemblies |
JPH06349866A (ja) * | 1993-06-10 | 1994-12-22 | Sumitomo Electric Ind Ltd | 半導体ウェハ及び半導体素子のダイボンディング方法 |
US5384690A (en) * | 1993-07-27 | 1995-01-24 | International Business Machines Corporation | Flex laminate package for a parallel processor |
JPH07130685A (ja) * | 1993-11-05 | 1995-05-19 | Sumitomo Electric Ind Ltd | 半導体ウェーハの製造方法 |
GB2300375B (en) * | 1994-08-01 | 1998-02-25 | Nippon Denso Co | Bonding method for electric element |
JPH09283909A (ja) * | 1996-04-19 | 1997-10-31 | Hitachi Ltd | 電子回路装置およびその製造方法 |
US6027957A (en) * | 1996-06-27 | 2000-02-22 | University Of Maryland | Controlled solder interdiffusion for high power semiconductor laser diode die bonding |
US5847929A (en) * | 1996-06-28 | 1998-12-08 | International Business Machines Corporation | Attaching heat sinks directly to flip chips and ceramic chip carriers |
JPH1079471A (ja) * | 1996-09-05 | 1998-03-24 | Hitachi Ltd | 半導体装置、その製造方法及びフレキシブルカード |
JP3796016B2 (ja) * | 1997-03-28 | 2006-07-12 | 三洋電機株式会社 | 半導体装置 |
JPH11204884A (ja) * | 1998-01-07 | 1999-07-30 | Mitsubishi Electric Corp | ハンダ形成方法 |
TW380284B (en) * | 1998-09-09 | 2000-01-21 | Promos Technologies Inc | Method for improving etching uniformity during a wet etching process |
US6180505B1 (en) * | 1999-01-07 | 2001-01-30 | International Business Machines Corporation | Process for forming a copper-containing film |
JP2002151541A (ja) * | 2000-11-15 | 2002-05-24 | Hitachi Ltd | 電子部品 |
JP4497737B2 (ja) * | 2001-03-12 | 2010-07-07 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP2003037231A (ja) * | 2001-07-23 | 2003-02-07 | Ibiden Co Ltd | モジュール用基板 |
JP2003068751A (ja) * | 2001-08-27 | 2003-03-07 | Nec Yamagata Ltd | 半導体装置及びその製造方法 |
JP4514400B2 (ja) * | 2001-09-27 | 2010-07-28 | 古河電気工業株式会社 | 部材の接合方法、その方法で得られた接合部材 |
JP3816821B2 (ja) * | 2002-03-20 | 2006-08-30 | 株式会社住友金属エレクトロデバイス | 高周波用パワーモジュール基板及びその製造方法 |
US6833289B2 (en) * | 2003-05-12 | 2004-12-21 | Intel Corporation | Fluxless die-to-heat spreader bonding using thermal interface material |
-
2004
- 2004-03-09 DE DE602004010061T patent/DE602004010061T2/de not_active Expired - Lifetime
- 2004-03-09 EP EP04445024A patent/EP1575089B1/de not_active Expired - Fee Related
-
2005
- 2005-03-07 WO PCT/SE2005/000331 patent/WO2005086220A1/en active Application Filing
- 2005-03-07 JP JP2007502765A patent/JP4700681B2/ja not_active Expired - Fee Related
-
2006
- 2006-09-08 US US11/530,276 patent/US7608485B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4518112A (en) * | 1982-12-30 | 1985-05-21 | International Business Machines Corporation | Process for controlled braze joining of electronic packaging elements |
JPS6156422A (ja) * | 1984-08-28 | 1986-03-22 | Nec Corp | 半導体装置 |
US4875617A (en) * | 1987-01-20 | 1989-10-24 | Citowsky Elya L | Gold-tin eutectic lead bonding method and structure |
DE4025622A1 (de) * | 1990-08-13 | 1992-02-20 | Siemens Ag | Anschlusskontakthoecker und verfahren zu dessen herstellung |
US20040029304A1 (en) * | 2002-03-27 | 2004-02-12 | Intel Corporation | Packaging of multiple active optical devices |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009054892A (ja) * | 2007-08-28 | 2009-03-12 | Panasonic Electric Works Co Ltd | Ledチップの実装方法 |
US8802460B2 (en) | 2007-08-28 | 2014-08-12 | Panasonic Corporation | Method of mounting LED chip |
Also Published As
Publication number | Publication date |
---|---|
DE602004010061D1 (de) | 2007-12-27 |
EP1575089B1 (de) | 2007-11-14 |
JP2007528601A (ja) | 2007-10-11 |
DE602004010061T2 (de) | 2008-09-11 |
US7608485B2 (en) | 2009-10-27 |
EP1575089A1 (de) | 2005-09-14 |
JP4700681B2 (ja) | 2011-06-15 |
US20070181987A1 (en) | 2007-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7608485B2 (en) | Highly reliable, cost effective and thermally enhanced AuSn die-attach technology | |
US8963321B2 (en) | Semiconductor device including cladded base plate | |
JP6432466B2 (ja) | 接合体、ヒートシンク付パワーモジュール用基板、ヒートシンク、接合体の製造方法、ヒートシンク付パワーモジュール用基板の製造方法、及び、ヒートシンクの製造方法 | |
US8084861B2 (en) | Connection structure semiconductor chip and electronic component including the connection structure and methods for producing the connection structure | |
JP6432465B2 (ja) | 接合体、ヒートシンク付パワーモジュール用基板、ヒートシンク、接合体の製造方法、ヒートシンク付パワーモジュール用基板の製造方法、及び、ヒートシンクの製造方法 | |
JP5957862B2 (ja) | パワーモジュール用基板 | |
TW201325330A (zh) | 配線基板及其製造方法以及半導體裝置 | |
US20200006187A1 (en) | Heat Dissipation Device, Semiconductor Packaging System and Method of Manufacturing Thereof | |
JP2022023954A (ja) | セラミックス/アルミニウム接合体、絶縁回路基板、ledモジュール、セラミックス部材 | |
JP5856314B2 (ja) | Au系はんだダイアタッチメント半導体装置及びその製造方法 | |
JP5640569B2 (ja) | パワーモジュール用基板の製造方法 | |
JP4409041B2 (ja) | サブマウント材 | |
JP6221590B2 (ja) | 絶縁基板と冷却器の接合構造体、その製造方法、パワー半導体モジュール、及びその製造方法 | |
JP2008140857A (ja) | 半導体装置及びその製造方法 | |
JP2002137974A (ja) | セラミック体と銅板の接合方法 | |
JP4121827B2 (ja) | モジュール構造体の製造方法 | |
KR101878492B1 (ko) | 파워 모듈용 기판의 제조 방법, 파워 모듈용 기판, 히트싱크가 부착된 파워 모듈용 기판 및 파워 모듈 | |
JP2012142320A (ja) | 半導体装置の製造方法 | |
US20230335459A1 (en) | Thermal mismatch reduction in semiconductor device modules | |
WO2021192239A1 (ja) | 金属接合体、半導体装置、導波管及び被接合部材の接合方法 | |
JP4692908B2 (ja) | モジュール構造体 | |
Wu et al. | High temperature Ag-In joints between Si chips and aluminum | |
JP2007222939A (ja) | ロウ材シートおよびその製造方法ならびに電子部品用パッケージ | |
CN117438383A (zh) | 一种功率模组及其制作方法、功率设备 | |
JP5640571B2 (ja) | パワーモジュール用基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 11530276 Country of ref document: US Ref document number: 2007502765 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 11530276 Country of ref document: US |