WO2004040660A1 - Optical sensor package - Google Patents

Optical sensor package Download PDF

Info

Publication number
WO2004040660A1
WO2004040660A1 PCT/US2003/030866 US0330866W WO2004040660A1 WO 2004040660 A1 WO2004040660 A1 WO 2004040660A1 US 0330866 W US0330866 W US 0330866W WO 2004040660 A1 WO2004040660 A1 WO 2004040660A1
Authority
WO
WIPO (PCT)
Prior art keywords
leadframe
active area
flag
sensor device
cover
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2003/030866
Other languages
English (en)
French (fr)
Inventor
Wai Wong Chow
Man Hon Cheng
Wai Keung Ho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc, Motorola Inc filed Critical Freescale Semiconductor Inc
Priority to JP2004548338A priority Critical patent/JP4705784B2/ja
Priority to AU2003275308A priority patent/AU2003275308A1/en
Publication of WO2004040660A1 publication Critical patent/WO2004040660A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/016Manufacture or treatment using moulds
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/50Constructional details
    • H04N23/54Mounting of pick-up tubes, electronic image sensors, deviation or focusing coils
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/804Containers or encapsulations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/50Encapsulations or containers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/011Manufacture or treatment of image sensors covered by group H10F39/12
    • H10F39/024Manufacture or treatment of image sensors covered by group H10F39/12 of coatings or optical elements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/805Coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings

Definitions

  • the present invention relates to image and optical sensors and, more particularly, to a method of packaging an optical sensor and the resulting packaged sensor product.
  • FIG. 1 is an enlarged, cross-sectional view of an optical sensor device in accordance with the present invention
  • FIG. 2 is an enlarged, exploded perspective view of an optical sensor device in accordance with the present invention.
  • FIG. 3 is an enlarged, cross-sectional view of an alternative embodiment of an optical sensor device in accordance with the present invention.
  • FIGS. 4A-4E are enlarged, cross-sectional views illustrating the steps of forming the sensor device of FIGS. 1 and 2.
  • the present invention provides an image sensor device with low cost and high optical quality in a near chip scale package based on standard high density array format, quad flat no-lead (QFN) assembly infrastructure.
  • QFN quad flat no-lead
  • a tight tolerance in assembly height and unique mechanical structure design provides close dimension matching with mold cavity height.
  • the packaged sensor device uses stud bumps as precise height standoff objects to assemble a window over an active area of a sensor.
  • the present invention provides an image sensor device including a QFN type leadframe having a central die attach flag and an outer bonding pad area having a plurality of bonding pads.
  • a sensor integrated circuit (IC) is attached to the flag.
  • the IC has a first surface with an active area and a peripheral bonding pad area including bonding pads .
  • a plurality of wires are wirebonded to respective ones of the IC bonding pads and corresponding ones of the leadframe bonding pads, thereby electrically connecting the IC and the leadframe.
  • a plurality of stud bumps are disposed on the first surface of the IC and a transparent cover is disposed over the IC active area and rests on the stud bumps. The cover allows light to pass through onto the IC active area.
  • a mold compound is formed over the leadframe, wirebonds and a peripheral portion of the cover .
  • the present invention provides an image sensor device including a QFN type leadframe having a central die attach flag and an outer bonding pad area having a plurality of bonding pads.
  • the flag has a perimeter ring that forms a bond line having a height that is about the same as a thickness of the leadframe.
  • a sensor integrated circuit (IC) is attached to the flag with a low modulus adhesive disposed within the flag perimeter ring.
  • the IC has a first surface with an active area and a peripheral bonding pad area.
  • the peripheral bonding pad area includes bonding pads.
  • a plurality of gold wires are wirebonded to respective ones of the IC bonding pads and corresponding ones of the leadframe bonding pads, thereby electrically connecting the IC and the leadframe.
  • a plurality of gold stud bumps are formed on the active area of the first surface of the IC .
  • a clear compound is disposed over the IC active area.
  • a transparent glass cover is disposed over the clear compound on the IC active area and rests on the stud bumps . Light may pass through the cover and the clear compound onto the IC active area.
  • a mold compound is formed over the leadframe, wirebonds and a peripheral portion of the cover. The device has a height of less than about 40 mils.
  • the present invention is an image sensor device including a QFN type leadframe having a central die attach flag and an outer bonding pad area having a plurality of bonding pads.
  • a sensor IC is attached to the flag.
  • the IC has a first surface with an active area, a non-active area and a peripheral bonding pad area including bonding pads.
  • a plurality of wires are wirebonded to respective ones of the IC bonding pads and corresponding ones of the leadframe bonding pads, thereby electrically connecting the IC and the leadframe.
  • a clear compound is disposed over the IC active area and a transparent glass cover is disposed over the clear compound on the IC active area. Light is able to pass through the cover and the clear compound onto the IC active area.
  • a mold compound is formed over the leadframe, wirebonds, IC wirebonds, IC non-active area and a peripheral portion of the cover.
  • the present invention provides a method of making an image sensor device, including the steps of:
  • a QFN type leadframe having a central die attach flag and an outer bonding pad area having a plurality of bonding pads, wherein the flag has a perimeter ring that forms a bond line having a height that is about the same as a thickness of the leadframe;
  • a sensor integrated circuit to the flag with the die attach material, the IC having a first surface with an active area and a peripheral bonding pad area, the peripheral bonding pad area including bonding pads ;
  • the present invention is a method of making an image sensor device, including the the steps of: [0024] providing a QFN type leadframe having a central die attach flag and an outer bonding pad area having a plurality of bonding pads, wherein the flag has a perimeter ring that forms a bond line having a height that is about the same as a thickness of the leadframe; [0025] disposing a die attach material on the flag and within the perimeter ring;
  • a sensor integrated circuit to the flag with the die attach material, the IC having a first surface with an active area and a peripheral bonding pad area, the peripheral bonding pad area including bonding pads ;
  • FIG. 1 is an enlarged side view of an image sensor device 10 in accordance with the present invention and FIG. 2 is an enlarged exploded view of the sensor device 10.
  • the sensor device 10 includes a metal QFN (quad flat no-lead) leadframe 12.
  • the QFN leadframe is preferred because of its small form factor, low profile, and low assembly cost.
  • the leadframe 12 has a central die attach flag 14 and an outer bonding pad area 16 having a plurality of bonding pads 18.
  • the flag also has a perimeter ring 20 that forms a bond line.
  • the perimeter ring 20 has a height that is about the same as a thickness of the leadframe 12.
  • a sensor integrated circuit (IC) 22 is attached to the flag 14 of the leadframe 12, preferably with a low stress, low modulus die attach adhesive 24 disposed within the flag perimeter ring 20.
  • the IC 22 has a first surface with an active area 26 (FIG. 2) and a peripheral bonding pad area 28.
  • the peripheral bonding pad area 28 includes bonding pads 30.
  • the IC 22 is preferably a CMOS sensor device of a type that is known by those of skill in the art and readily commercially available.
  • the IC 22 has a thickness or height of about 15 mils.
  • the IC 22, in addition to including a light receiving area (active area 26) includes circuitry and logic, such as an A/D converter and a DSP or logic area for performing arithmetic type operations.
  • a plurality of wires 32 are wirebonded to respective ones of the IC bonding pads 30 and corresponding ones of the leadframe bonding pads 18, thereby electrically connecting the IC 22 and the leadframe 12.
  • the wires 32 may be formed of any electrically conductive metal or combination of metals, such as are known by those of skill in the art.
  • Suitable bond wires typically comprise a conductive metal such as copper or gold and may be either fine wires ( ⁇ 50um in diameter) or heavy wires (>50um in diameter) .
  • the wires 32 are fine wires formed of gold.
  • the term ' wirebonding ' is generally accepted to mean the interconnection, via wire, of chips and substrates.
  • the most frequently used methods of joining the wires to the pads are via either thermosonic or ultrasonic bonding.
  • Ultrasonic wirebonding uses a combination of vibration and force to rub the interface between the wire and the bond pad, causing a localized temperature rise that promotes the diffusion of molecules across the boundary.
  • Thermosonic bonding in addition to vibration, uses heat, which further encourages the migration of materials.
  • a plurality of stud bumps 34 are formed on the first surface of the IC 22.
  • the stud bumps 34 are formed of the same material as the wires 32, e . g. , gold.
  • the stud bumps 34 have a height of about 3 mils and are positioned proximate to the IC active area 26.
  • the stud bumps 34 are formed on the IC 22 using the capillary of the wirebonder that performs the wirebonding.
  • the stud bumps 34 are formed or disposed on the IC 22 in the same manner that the wirebonding is performed. That is, the process for forming the stud bumps 34 is very similar to the normal thermo-sonic gold ball bonding process, except that there are no loop formation and second bond formation steps.
  • a transparent cover 36 (FIG. 2) is disposed over the IC active area 26 and rests on the stud bumps 34.
  • the cover 36 includes a clear compound 38 disposed over the IC active area 26 and a window 40 overlying the clear compound 38 and resting on the stud bumps 34.
  • the stud bumps 34 act as a stand-off of the window 40.
  • the cover 36 allows light to pass therethrough onto the IC active area 26.
  • the window 40 preferably is a non-reflective optical grade glass and has a thickness of about 15 to 16 mils.
  • the window 40 may be coated with various materials to filter the light, as desired.
  • the clear compound 38 may be a clear epoxy in liquid form, before curing. The clear compound 38 can be deposited onto the sensor active area 26 by any dispensing system. Then, the window 40 is placed on top of the clear compound 38 (and the stud bumps 34) . A heat curing process is then performed to cure and harden the epoxy, which then bonds the window 40 to the IC active area 26.
  • a mold compound 42 is formed over the leadframe 12 , wirebonds and a peripheral portion of the cover 36.
  • the stud bumps 34 act as a precise height stand-off and maintain the window 40 in a position between the IC 22 and the mold compound 42.
  • the image sensor device 10 has an overall height of about 40 mils .
  • FIG. 3 an enlarged side view of an image sensor device 44 in accordance with an alternate embodiment of the present invention is shown.
  • the sensor device 44 is similar to the sensor device 10 (FIG. 1) except the sensor device 44 has a sensor IC 45 that has a large non-active area. That is, the sensor IC 45 has a top surface with an active, light receiving area, a non- active area that does not include photo cells, and a peripheral bonding pad area.
  • the clear compound 38 is disposed over the IC active area and a cover 46 that is sized to cover only the active area is adhered to the active area via the clear compound 38.
  • a mold compound 48 is formed over the leadframe 12, wires 32, the non- active area of the IC 45 and a peripheral portion of the cover 46. Since the mold compound 48 covers the non- active area of the IC 45, only the active area of the IC 45 is exposed to light. Thus, if the IC 45 includes memory cells that are sensitive to light, such cells are shielded from light by the mold compound 48.
  • the sensor device 44 does not include stud bumps, although it could include stud bumps if desired. It should be understood by those of skill in the art that the first embodiment (device 10) could also be formed without the stud bumps 34. [0040] Referring now to FIGS.
  • FIG. 4A shows the metal QFN leadframe 12 having a central die attach flag 14 and an outer bonding pad area having a plurality of bonding pads.
  • the flag 14 has a perimeter ring 20 that forms a bond line having a height that is about the same as a thickness of the leadframe 12.
  • a die attach material 24 is disposed on the flag 14 and within the perimeter ring 20. That is, the flag 14 has a central opening for receiving a low modulus attach paste or die attach adhesive.
  • the die attach material 24 is of a known type and dispensed onto the flag 14 in a conventional manner.
  • the sensor integrated circuit (IC) 22 is attached to the flag 14 with the die attach material 24.
  • the leadframe 12 may be taped with mold masking tape.
  • the IC 22 has a first surface with an active area and a peripheral bonding pad area .
  • the peripheral bonding pad area includes bonding pads .
  • the collapsing action is controlled by the amount of vacuum force applied and the size of the hole 52. Substantially simultaneously, the die attach material 24 is cured. After completing the curing cycle, a bump 54 that protrudes from the die attach layer is formed.
  • the bump 54 is generally soft and compliant. As discussed further below, the bump 54 is used for height compensation during a molding step.
  • the wirebonder includes a heatblock 56 having a hole 58 that is larger than the size of the bump 54, which allows the assembly to lie stably on the heat block 56.
  • Wirebonding is performed to electrically connecting respective ones of the IC bonding pads and corresponding ones of the leadframe bonding pads with a plurality of wires, in a conventional manner.
  • the stud bumps 34 are formed on the first surface of the IC 22 with the wirebonder capillary 60. As previously discussed, the stud bumps 34 are formed of the same material as the wires 32, i.e., gold. Further, no modification of the capillary 60 is required to form the stud bumps 34.
  • a clear compound or gel 38 is dispensed onto the active area 26 of the sensor IC 22.
  • the bondline thickness of the clear compound 38 is determined by the height of the stud bumps 34. According to the present invention, the height of the stud bumps 34 is about 3 mils.
  • a window 40 preferably glass is placed over the IC active area 26 such that the window 40 rests on the stud bumps 34.
  • the clear compound 38 affixes the window 40 to the IC active area 26 except that the window 40 is spaced from the IC 22 by the stud bumps 34.
  • the total assembly thickness is controlled to a very tight tolerance. For example, a typical height variation for the leadframe 12, IC 22, stud bump 34 and window 40 is about +/- 1.5 mils.
  • the window 40 and clear compound 38 allow light to pass therethrough and onto the IC active area 26.
  • a top mold compound (compound 42 in FIG. 1) is formed over the leadframe 12, wirebonds and a peripheral portion of the cover 40.
  • the mold cavity depth A is equal to the thickness of the IC 22 plus the stud bumps 34 plus the window 40.
  • the height of the bump 54 is equal to the tolerance range of the sum of the IC 22, the stud bumps 34, and the window 40, which is about 3 mils.
  • the glass window 40 is maintained in contact with the top mold cavity 62 by a small force generated by collapsing the bump 54 while the assembly is in the mold closure. Because the window 40 is held against the mold cavity 62, the amount of resin bleeding is limited. Any slight resin bleeding onto the glass surface can be removed by a subsequent water jet cleaning. Further, the low touching force against the glass window 40 also avoids potential surface scratching, even without the use of a protective tape. If multiple devices are formed at the same time, they are singulated to form the device 10 shown in FIG. 1. The finished device has a height of less than about 40 mils.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
PCT/US2003/030866 2002-10-29 2003-09-30 Optical sensor package Ceased WO2004040660A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2004548338A JP4705784B2 (ja) 2002-10-29 2003-09-30 イメージセンサデバイスの製造方法
AU2003275308A AU2003275308A1 (en) 2002-10-29 2003-09-30 Optical sensor package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/282,537 US6667543B1 (en) 2002-10-29 2002-10-29 Optical sensor package
US10/282,537 2002-10-29

Publications (1)

Publication Number Publication Date
WO2004040660A1 true WO2004040660A1 (en) 2004-05-13

Family

ID=29735714

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/030866 Ceased WO2004040660A1 (en) 2002-10-29 2003-09-30 Optical sensor package

Country Status (7)

Country Link
US (2) US6667543B1 (https=)
JP (1) JP4705784B2 (https=)
KR (1) KR101031394B1 (https=)
CN (1) CN100452441C (https=)
AU (1) AU2003275308A1 (https=)
TW (1) TWI233685B (https=)
WO (1) WO2004040660A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10010494B2 (en) 2005-10-19 2018-07-03 Menni Menashe Zinger Methods for the treatment of hyperhidrosis
EP3378474A1 (en) 2017-03-20 2018-09-26 Livieri, Federica Composition for the use in the treatment of plantar hyperhidrosis predisposing to cutaneous fungal infection of the foot

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7002241B1 (en) 2003-02-12 2006-02-21 National Semiconductor Corporation Packaging of semiconductor device with a non-opaque cover
US20050009239A1 (en) * 2003-07-07 2005-01-13 Wolff Larry Lee Optoelectronic packaging with embedded window
US20060003483A1 (en) * 2003-07-07 2006-01-05 Wolff Larry L Optoelectronic packaging with embedded window
US6995462B2 (en) 2003-09-17 2006-02-07 Micron Technology, Inc. Image sensor packages
US7138707B1 (en) * 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US6905910B1 (en) * 2004-01-06 2005-06-14 Freescale Semiconductor, Inc. Method of packaging an optical sensor
US7098529B1 (en) * 2004-01-07 2006-08-29 Credence Systems Corporation System and method for packaging a semiconductor device
KR100673950B1 (ko) * 2004-02-20 2007-01-24 삼성테크윈 주식회사 이미지 센서 모듈과 이를 구비하는 카메라 모듈 패키지
US7215018B2 (en) 2004-04-13 2007-05-08 Vertical Circuits, Inc. Stacked die BGA or LGA component assembly
US7705432B2 (en) 2004-04-13 2010-04-27 Vertical Circuits, Inc. Three dimensional six surface conformal die coating
JP4055762B2 (ja) * 2004-05-25 2008-03-05 セイコーエプソン株式会社 電気光学装置の製造方法
US20050266602A1 (en) * 2004-05-28 2005-12-01 Intersil Americas, Inc. Encapsulated chip and method of fabrication thereof
US20050266592A1 (en) * 2004-05-28 2005-12-01 Intersil Americas, Inc. Method of fabricating an encapsulated chip and chip produced thereby
TWI333249B (en) * 2004-08-24 2010-11-11 Himax Tech Inc Sensor package
US20060197201A1 (en) * 2005-02-23 2006-09-07 Hsin Chung H Image sensor structure
TW200707768A (en) * 2005-08-15 2007-02-16 Silicon Touch Tech Inc Sensing apparatus capable of easily selecting the light-sensing curve
US7897920B2 (en) * 2005-09-21 2011-03-01 Analog Devices, Inc. Radiation sensor device and method
TWI285417B (en) * 2005-10-17 2007-08-11 Taiwan Electronic Packaging Co Image chip package structure and packaging method thereof
JP4382030B2 (ja) * 2005-11-15 2009-12-09 富士通マイクロエレクトロニクス株式会社 半導体装置及びその製造方法
JP4779614B2 (ja) * 2005-12-08 2011-09-28 ヤマハ株式会社 半導体装置
WO2008082565A1 (en) * 2006-12-29 2008-07-10 Tessera, Inc. Microelectronic devices and methods of manufacturing such devices
US8723332B2 (en) * 2007-06-11 2014-05-13 Invensas Corporation Electrically interconnected stacked die assemblies
TWI473183B (zh) * 2007-06-19 2015-02-11 英維瑟斯公司 可堆疊的積體電路晶片的晶圓水平表面鈍化
SG149725A1 (en) * 2007-07-24 2009-02-27 Micron Technology Inc Thin semiconductor die packages and associated systems and methods
SG149724A1 (en) 2007-07-24 2009-02-27 Micron Technology Inc Semicoductor dies with recesses, associated leadframes, and associated systems and methods
US8704379B2 (en) 2007-09-10 2014-04-22 Invensas Corporation Semiconductor die mount by conformal die coating
US7911018B2 (en) * 2007-10-30 2011-03-22 Panasonic Corporation Optical device and method of manufacturing the same
JP2009124515A (ja) * 2007-11-15 2009-06-04 Sharp Corp 撮像モジュールおよびその製造方法、電子情報機器
US8178978B2 (en) 2008-03-12 2012-05-15 Vertical Circuits, Inc. Support mounted electrically interconnected die assembly
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US7863159B2 (en) * 2008-06-19 2011-01-04 Vertical Circuits, Inc. Semiconductor die separation method
US8415203B2 (en) * 2008-09-29 2013-04-09 Freescale Semiconductor, Inc. Method of forming a semiconductor package including two devices
US7820485B2 (en) * 2008-09-29 2010-10-26 Freescale Semiconductor, Inc. Method of forming a package with exposed component surfaces
CN101740528B (zh) * 2008-11-12 2011-12-28 力成科技股份有限公司 增进散热的无外引脚式半导体封装构造及其组合
JP2010166021A (ja) * 2008-12-18 2010-07-29 Panasonic Corp 半導体装置及びその製造方法
CN102473697B (zh) * 2009-06-26 2016-08-10 伊文萨思公司 曲折配置的堆叠裸片的电互连
WO2011056668A2 (en) 2009-10-27 2011-05-12 Vertical Circuits, Inc. Selective die electrical insulation additive process
TWI544604B (zh) 2009-11-04 2016-08-01 英維瑟斯公司 具有降低應力電互連的堆疊晶粒總成
US8492720B2 (en) 2010-06-08 2013-07-23 Avago Technologies General Ip (Singapore) Pte. Ltd. Small low-profile optical proximity sensor
US8742350B2 (en) 2010-06-08 2014-06-03 Avago Technologies General Ip (Singapore) Pte. Ltd. Proximity sensor
US8618620B2 (en) 2010-07-13 2013-12-31 Infineon Technologies Ag Pressure sensor package systems and methods
US8743207B2 (en) 2010-07-27 2014-06-03 Flir Systems Inc. Infrared camera architecture systems and methods
US20140175628A1 (en) * 2012-12-21 2014-06-26 Hua Pan Copper wire bonding structure in semiconductor device and fabrication method thereof
CN205159286U (zh) 2012-12-31 2016-04-13 菲力尔系统公司 用于微辐射热计真空封装组件的晶片级封装的装置
US9159852B2 (en) 2013-03-15 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. Image sensor device and method
US9368423B2 (en) 2013-06-28 2016-06-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of using substrate with conductive posts and protective layers to form embedded sensor die package
CN103996687A (zh) * 2014-06-12 2014-08-20 中国电子科技集团公司第四十四研究所 局部减薄背照式图像传感器结构及其封装工艺
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
WO2017049318A1 (en) 2015-09-18 2017-03-23 Synaptics Incorporated Optical fingerprint sensor package
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board
EP3396329A1 (en) * 2017-04-28 2018-10-31 Sensirion AG Sensor package
US10177074B1 (en) * 2017-10-04 2019-01-08 Semiconductor Components Industries, Llc Flexible semiconductor package
CN109346415B (zh) * 2018-09-20 2020-04-28 江苏长电科技股份有限公司 封装结构选择性包封的封装方法及封装设备
DE112020001821T5 (de) * 2019-04-08 2021-12-23 Ams Ag Optischer sensor mit integriertem diffusor
CN111584529A (zh) * 2020-05-18 2020-08-25 甬矽电子(宁波)股份有限公司 传感器封装结构及封装方法
US11584638B2 (en) * 2020-07-30 2023-02-21 Invensense, Inc. Reducing delamination in sensor package
US11747273B2 (en) * 2020-09-28 2023-09-05 Asahi Kasei Microdevices Corporation Gas sensor
US20220173256A1 (en) * 2020-12-02 2022-06-02 Texas Instruments Incorporated Optical sensor packages with glass members

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5940566A (ja) * 1982-08-30 1984-03-06 Canon Inc カラ−固体撮像装置の製造方法
JPS61207062A (ja) * 1985-03-12 1986-09-13 Seiko Epson Corp 固体撮像装置
JPS6269674A (ja) * 1985-09-24 1987-03-30 Mitsubishi Electric Corp 固体撮像素子およびその製造方法
US4957882A (en) * 1988-11-25 1990-09-18 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing semiconductor device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0813107B2 (ja) * 1986-09-05 1996-02-07 オリンパス光学工業株式会社 固体撮像装置
JPH0724287B2 (ja) * 1987-02-12 1995-03-15 三菱電機株式会社 光透過用窓を有する半導体装置とその製造方法
US5264393A (en) * 1988-11-25 1993-11-23 Fuji Photo Film Co., Ltd. Solid state image pickup device and method of manufacturing the same
JPH065828A (ja) * 1992-06-16 1994-01-14 Sony Corp 超小型ccdモジュール
JPH1197656A (ja) 1997-09-22 1999-04-09 Fuji Electric Co Ltd 半導体光センサデバイス
WO2001015237A1 (en) 1999-08-20 2001-03-01 Amkor Technology, Inc. Chip-sized optical sensor package
US6266197B1 (en) 1999-12-08 2001-07-24 Amkor Technology, Inc. Molded window array for image sensor packages
JP2001203913A (ja) * 2000-01-21 2001-07-27 Sony Corp 撮像装置、カメラモジュール及びカメラシステム
US6384472B1 (en) 2000-03-24 2002-05-07 Siliconware Precision Industries Co., Ltd Leadless image sensor package structure and method for making the same
US6492699B1 (en) * 2000-05-22 2002-12-10 Amkor Technology, Inc. Image sensor package having sealed cavity over active area
JP3725012B2 (ja) * 2000-08-17 2005-12-07 シャープ株式会社 レンズ一体型固体撮像装置の製造方法
US6342406B1 (en) 2000-11-15 2002-01-29 Amkor Technology, Inc. Flip chip on glass image sensor package fabrication method
JP3078617U (ja) * 2000-12-27 2001-07-10 汎太半導體股▲ふん▼有限公司 イメージicパッケージング構造
JP4637380B2 (ja) * 2001-02-08 2011-02-23 ルネサスエレクトロニクス株式会社 半導体装置
US6661083B2 (en) * 2001-02-27 2003-12-09 Chippac, Inc Plastic semiconductor package
JP2002270803A (ja) * 2001-03-14 2002-09-20 Ricoh Co Ltd 固体撮像装置、画像読取ユニット及び画像形成装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5940566A (ja) * 1982-08-30 1984-03-06 Canon Inc カラ−固体撮像装置の製造方法
JPS61207062A (ja) * 1985-03-12 1986-09-13 Seiko Epson Corp 固体撮像装置
JPS6269674A (ja) * 1985-09-24 1987-03-30 Mitsubishi Electric Corp 固体撮像素子およびその製造方法
US4957882A (en) * 1988-11-25 1990-09-18 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing semiconductor device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 0081, no. 27 (E - 250) 14 June 1984 (1984-06-14) *
PATENT ABSTRACTS OF JAPAN vol. 0110, no. 41 (E - 478) 6 February 1987 (1987-02-06) *
PATENT ABSTRACTS OF JAPAN vol. 0112, no. 65 (E - 535) 27 August 1987 (1987-08-27) *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10010494B2 (en) 2005-10-19 2018-07-03 Menni Menashe Zinger Methods for the treatment of hyperhidrosis
EP3378474A1 (en) 2017-03-20 2018-09-26 Livieri, Federica Composition for the use in the treatment of plantar hyperhidrosis predisposing to cutaneous fungal infection of the foot

Also Published As

Publication number Publication date
CN1692501A (zh) 2005-11-02
JP4705784B2 (ja) 2011-06-22
TWI233685B (en) 2005-06-01
US20040080029A1 (en) 2004-04-29
TW200414476A (en) 2004-08-01
US6958261B2 (en) 2005-10-25
CN100452441C (zh) 2009-01-14
US6667543B1 (en) 2003-12-23
JP2006505126A (ja) 2006-02-09
AU2003275308A1 (en) 2004-05-25
KR101031394B1 (ko) 2011-04-26
KR20050071637A (ko) 2005-07-07

Similar Documents

Publication Publication Date Title
US6667543B1 (en) Optical sensor package
US7012325B2 (en) Ultra-thin semiconductor package device and method for manufacturing the same
US6900531B2 (en) Image sensor device
US20040217450A1 (en) Leadframe-based non-leaded semiconductor package and method of fabricating the same
JPH09252014A (ja) 半導体素子の製造方法
CN100495689C (zh) 包装光学传感器的方法和图像传感器装置
US7579680B2 (en) Packaging system for semiconductor devices
US20070026573A1 (en) Method of making a stacked die package
KR100618541B1 (ko) 다층 반도체 칩 패키지 제작 방법
US20030038358A1 (en) Semiconductor package without outer leads
KR100455698B1 (ko) 칩 싸이즈 패키지 및 그 제조 방법
JPH09330992A (ja) 半導体装置実装体とその製造方法
JP2001358286A (ja) 半導体装置
KR100456815B1 (ko) 반도체 패키지 및 이것의 반도체 칩 부착방법
KR100843736B1 (ko) 얇은 두께를 갖는 반도체 개별소자 패키지
KR100337456B1 (ko) 반도체패키지용 프레임 및 이를 이용한 반도체패키지의 제조 방법
KR19990058160A (ko) 비지에이패키지 및 그 제조방법
KR19990051845A (ko) 반도체 패키지의 제조방법

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 20038246333

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2004548338

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020057007422

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020057007422

Country of ref document: KR

122 Ep: pct application non-entry in european phase