WO1996038911A1 - Circuit d'equilibrage thermique - Google Patents

Circuit d'equilibrage thermique Download PDF

Info

Publication number
WO1996038911A1
WO1996038911A1 PCT/JP1996/001481 JP9601481W WO9638911A1 WO 1996038911 A1 WO1996038911 A1 WO 1996038911A1 JP 9601481 W JP9601481 W JP 9601481W WO 9638911 A1 WO9638911 A1 WO 9638911A1
Authority
WO
WIPO (PCT)
Prior art keywords
counter
circuit
pulse
signal
delay circuit
Prior art date
Application number
PCT/JP1996/001481
Other languages
English (en)
Japanese (ja)
Inventor
Takeo Miura
Original Assignee
Advantest Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corporation filed Critical Advantest Corporation
Priority to DE19680526T priority Critical patent/DE19680526C2/de
Priority to KR1019970700672A priority patent/KR100211230B1/ko
Publication of WO1996038911A1 publication Critical patent/WO1996038911A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/08—Output circuits
    • H03K21/12—Output circuits with parallel read-out

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

L'invention se rapporte à un circuit d'équilibrage thermique qui permet d'appliquer un temps de retard constant à un signal d'entrée même en cas de changement de la fréquence du signal d'entrée d'un circuit à retard établi dans un circuit intégré CMOS. Un circuit à retard (10) et un circuit fictif (11) ayant la même configuration sont constitués dans un circuit intégré CMOS. Un compteur détermine le nombre des signaux de premières impulsions CP1 injectées aux circuits à retard pendant une durée pré-établie, et un système de calcul arithmétique permet d'obtenir la différence entre la valeur déterminée par ce compteur et une valeur fixée. Un certain nombre de signaux de secondes impulsions équivalant à la différence obtenue à partir du système de calcul arithmétique sont injectées à un circuit fictif et, ensuite, le nombre des premières impulsions et le nombre des secondes impulsions par temps unitaire qui sont injectées au circuit intégré CMOS sont contrôllés par rapport à une valeur prédéterminée en vue d'uniformiser la charge thermique du circuit intégré CMOS.
PCT/JP1996/001481 1995-06-02 1996-05-31 Circuit d'equilibrage thermique WO1996038911A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE19680526T DE19680526C2 (de) 1995-06-02 1996-05-31 Temperaturausgeglichene Schaltung
KR1019970700672A KR100211230B1 (ko) 1995-06-02 1996-05-31 열밸런스회로

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7/136407 1995-06-02
JP13640795A JP3552176B2 (ja) 1995-06-02 1995-06-02 熱バランス回路

Publications (1)

Publication Number Publication Date
WO1996038911A1 true WO1996038911A1 (fr) 1996-12-05

Family

ID=15174449

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1996/001481 WO1996038911A1 (fr) 1995-06-02 1996-05-31 Circuit d'equilibrage thermique

Country Status (5)

Country Link
JP (1) JP3552176B2 (fr)
KR (1) KR100211230B1 (fr)
DE (1) DE19680526C2 (fr)
TW (1) TW295630B (fr)
WO (1) WO1996038911A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1602587B (zh) * 2001-11-12 2010-05-26 因芬尼昂技术股份公司 集成电路切换过程期间避免瞬变的方法及集成电路

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6008686A (en) * 1997-06-24 1999-12-28 Advantest Corp. Power consumption control circuit for CMOS circuit
US7085982B2 (en) 2002-01-18 2006-08-01 Hitachi, Ltd. Pulse generation circuit and semiconductor tester that uses the pulse generation circuit
DE112005002247T5 (de) 2004-09-27 2007-08-09 Advantest Corp. Verbrauchsstrom-Ausgleichsschaltung, Verfahren zum Einstellen eines Ausgleichsstrombetrags, Zeitgeber und Halbleitertestgerät
JP2009130715A (ja) * 2007-11-26 2009-06-11 Toshiba Corp クロック生成回路
JP2009145126A (ja) * 2007-12-12 2009-07-02 Fujitsu Microelectronics Ltd 半導体集積回路及びその制御方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02296410A (ja) * 1989-05-11 1990-12-07 Mitsubishi Electric Corp 遅延回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833695A (en) * 1987-09-08 1989-05-23 Tektronix, Inc. Apparatus for skew compensating signals
US5136180A (en) * 1991-02-12 1992-08-04 Vlsi Technology, Inc. Variable frequency clock for a computer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02296410A (ja) * 1989-05-11 1990-12-07 Mitsubishi Electric Corp 遅延回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1602587B (zh) * 2001-11-12 2010-05-26 因芬尼昂技术股份公司 集成电路切换过程期间避免瞬变的方法及集成电路

Also Published As

Publication number Publication date
DE19680526C2 (de) 1999-04-22
DE19680526T1 (de) 1997-07-31
KR100211230B1 (ko) 1999-07-15
JP3552176B2 (ja) 2004-08-11
KR970705232A (ko) 1997-09-06
TW295630B (fr) 1997-01-11
JPH08330920A (ja) 1996-12-13

Similar Documents

Publication Publication Date Title
US5359232A (en) Clock multiplication circuit and method
KR940001508B1 (ko) 전파 지연 제어회로 및 방법
US5369311A (en) Clock generator control circuit
WO1996038911A1 (fr) Circuit d'equilibrage thermique
JPH11261389A (ja) 半導体装置
US6900701B2 (en) Automatic detection, selection and configuration of clock oscillator circuitry
JPS634151B2 (fr)
US7400130B2 (en) Integrated circuit device
JPH073751B2 (ja) 電流サージ制御集積回路
US5818277A (en) Temperature balanced circuit
US5298799A (en) Single-shot circuit with fast reset
JP3674982B2 (ja) 可変分周遅延パルス発生回路
JPH04227315A (ja) 非同期遅延回路および入力信号遅延方法
US5734662A (en) Period generating device
JP2001216047A (ja) 遅延調整回路
KR100206906B1 (ko) 타이머/카운터 회로
US6400188B1 (en) Test mode clock multiplication
JP2964696B2 (ja) 半導体装置
JPS635713B2 (fr)
JPH05313795A (ja) 半導体集積回路
KR100468678B1 (ko) 시스템 클럭 발생장치 및 방법
JPH04306911A (ja) パルス遅延回路
JPH01126013A (ja) デューティー・サイクル変換回路
JPS5870336A (ja) 情報処理装置
JPH11161364A (ja) 半導体回路装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): DE KR US

WWE Wipo information: entry into national phase

Ref document number: 1019970700672

Country of ref document: KR

RET De translation (de og part 6b)

Ref document number: 19680526

Country of ref document: DE

Date of ref document: 19970731

WWE Wipo information: entry into national phase

Ref document number: 19680526

Country of ref document: DE

WWP Wipo information: published in national office

Ref document number: 1019970700672

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1019970700672

Country of ref document: KR