USRE40504E1 - Display and display driver with on/off power controller used to prevent damage to the display - Google Patents

Display and display driver with on/off power controller used to prevent damage to the display Download PDF

Info

Publication number
USRE40504E1
USRE40504E1 US10/677,165 US67716503A USRE40504E US RE40504 E1 USRE40504 E1 US RE40504E1 US 67716503 A US67716503 A US 67716503A US RE40504 E USRE40504 E US RE40504E
Authority
US
United States
Prior art keywords
signal
display
display panel
control
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/677,165
Other languages
English (en)
Inventor
Youichi Imamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/267,103 external-priority patent/US5563624A/en
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to US10/677,165 priority Critical patent/USRE40504E1/en
Application granted granted Critical
Publication of USRE40504E1 publication Critical patent/USRE40504E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3681—Details of drivers for scan electrodes suitable for passive matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/025—Reduction of instantaneous peaks of current
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/026—Arrangements or methods related to booting a display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/04—Display protection
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof

Definitions

  • the present invention relates generally to a flat display such as liquid crystal display (LCD) and plasma display panels and also applied devices thereof, and more particularly, to a flat display device having such a configuration that a display body module and a display control unit for controlling the display are separately disposed as well as to a display body driving device.
  • LCD liquid crystal display
  • a display control unit for controlling the display are separately disposed as well as to a display body driving device.
  • a portable personal computer and word processor known as a so-called laptop type generally have hitherto incorporated an opening/closing type flat display unit.
  • Middle-and-large-sized liquid crystal display devices mounted therein each consist of, as illustrated in FIG. 9 , a liquid crystal display unit 10 built into the device body and a flat liquid crystal display module unit 20 provided inwardly of an opening/closing cover so that these units are separately independently disposed.
  • the liquid crystal display control unit 10 includes a liquid crystal module controller 12 and a microprocessor unit (MPU), not shown.
  • the liquid crystal module controller 12 supplies a variety of control signals and clock signals to liquid crystal display module unit 20 .
  • the liquid crystal display module unit 20 has:, e.
  • Signal electrode driving circuit 24 is composed of a plurality of signal electrode driver semiconductor integrated circuits 24 1 - 24 m which are cascade-connected. Signal electrode driving circuit 24 supplies driver outputs per picture line to, e. g., M-pieces of signal electrodes in total.
  • data signals D 0 -D 7 are sequentially taken in a shift register within the signal electrode driving circuit 24 by pixel clocks (shift clock pulses) XSCL.
  • shift clock pulses shift clock pulses
  • the data signals within the shift register are transmitted in parallel to a data latch circuit by scan line synchronous signals (data signal latch clocks LP) YSCL.
  • the data signals undergo series/parallel conversion.
  • the data latch circuit holds a signal voltage per line during a 1-scan period. Based on this signal voltage, a selection switch circuit sets output voltages of drivers connected to the signal electrodes either in a selection state or in a non-selection state.
  • the AC-transforming clock FR is a clock for transforming each voltage described above into an AC waveform in order to prevent a deterioration of the liquid crystal elements due to a DC drive.
  • a forced blank display signal DF is conceived as a signal for forcibly bringing a liquid crystal picture into a blank display state.
  • the scan electrode driving circuit 26 consists of a plurality of scan electrode driver semiconductor integrated circuits 26 1 - 26 n which are cascade-connected. The circuit 26 works to give a section voltage to only one of a total of N pieces of scan electrodes and non-selection voltages to the rest of them, i. e., (N ⁇ 1) pieces of scan electrodes.
  • a 1-scan line period is started by the scan start pulse (frame start signal) SP.
  • the liquid crystal power source circuit 28 disposed on the side of the liquid crystal display module unit 20 generates a plurality of liquid crystal driving voltages V 0 -V 5 selected by the selection switch of the scan electrode driving circuit 26 and the signal electrode driving circuit 24 .
  • the liquid crystal power source circuit 28 is set in power on/off states by the forced blank display signal DF.
  • the liquid crystal display control unit 10 built in the device body is connected to the flat liquid crystal display module unit 20 typically through a hinge-connected movable part by using a flexible cable 30 .
  • the cable 30 itself is bent every time the opening/closing cover on the side of the flat liquid crystal display module unit 20 is opened and closed.
  • Signal lines of the cable 30 tend to be damaged or disconnected due to physical factors. If a part of the signal lines are disconnected, there arises a situation where no AC drive is effected in such a state that a DC voltage (DC component) remains impressed on, e. g., a liquid crystal display panel 22 . Deterioration of the liquid crystal display panel 22 is caused which is more expensive than other parts and therefore difficult to exchange.
  • DC component DC component
  • the signals supplied to the liquid crystal display module unit 20 from the liquid crystal module controller 12 are a scan start pulse SP, a scan line synchronous signal YSCL (data signal latch clock LP), an AC-transforming clock FR, and a logic-side power source voltage Vcc.
  • a scan start pulse SP a scan line synchronous signal YSCL (data signal latch clock LP)
  • YSCL data signal latch clock LP
  • AC-transforming clock FR AC-transforming clock FR
  • Vcc logic-side power source voltage
  • the display body module unit performs passive operations while following up control signals given from the display control unit.
  • the present invention adopts an autonomous signal system including a signal management control means. All of the components of the signal management control means can be provided on the side of the display body module unit. Those components may, however, be disposed distributively on the side of the display body module unit and in the display control unit.
  • Such a signal management control means consists of a signal detection means for detecting an occurrence of abnormality of a first signal transferred from the display control unit and a sequence processing means for changing a signal mode on the side of the display body module unit on the basis of the output thereof.
  • the signal abnormality implies signal stoppage, a shrinkage in logic amplitude and an interference.
  • a typical example may be the signal stopping.
  • a liquid crystal display device and a plasma display device may be exemplified as a flat display device.
  • the signal detection means is composed concretely of a signal stop detection means for detection a stop of a first signal.
  • the sequence processing means is a forced stop control means for control-setting, to zero, a display body application voltage supplied to a display panel body of a display body driving means on the basis of the output thereof.
  • a forced stop control means for control-setting, to zero, a display body application voltage supplied to a display panel body of a display body driving means on the basis of the output thereof.
  • the forced stop control means includes a first signal delay means for delaying a second signal transferred from the display control unit by an output of the signal stop detection means. Display on/off of the display body driving means is controlled based on the output thereof.
  • the display on the liquid crystal panel can be quickly set in an off-state upon generating the detection signal.
  • the action is not that the display-on state is restarted at that moment but that the display body driving means is control-set in a display-on state after a time predetermined based on a cycle of the second signal has elapsed.
  • Such a display body driving means control method in terms of time difference, is capable of preventing an abnormal drive due to an abnormality of the power source, the abnormality being induced from a rush current.
  • This control method is also capable of reducing a power source load and simplifying a power source circuit.
  • the signal delay means receives a frame start signal as a second signal and is desirably N-staged D-type flip-flops settable and resettable, based on an output of the detection means. A delay time in such a case is determined on the unit of frame period.
  • Another adoptable arrangement is that a plurality of signal management control means are disposed on the side of the liquid crystal module. In this case, it is possible to simultaneously detect plural kinds of signals.
  • the forced stop control means is provided with a third signal control terminal for controlling the output thereof, whereby the plurality of signal management control means can be cascade-connected. In such a case, when any detected signal is stopped, display-off with respect to the display body driving means is controllable.
  • the display body module be provided with a power source control means for controlling power on/off of a display body power source means for generating display body driving voltages.
  • This power source control means controls power on/off of the display body power source means, corresponding to an output of the detection means.
  • the power source control means includes a second signal delay means for delaying the second signal transferred from the display control unit by the output of the detection means.
  • the power on/off of the display body power source means is controlled. With this arraignment, the output of the first signal is confirmed, and, after the time predetermined based on the cycle of the second signal has passed, the display body driving means is energized. For this reason, the power source control means receives an input of a display on/off signal as a second signal.
  • the power source control means is M-staged ( ⁇ N) D-type flip-flops which are set/reset by an output of the detection means, after energizing the display body power source means, the display body driving means is put into a display-on state. This also contributes a reduction in the rush current.
  • M and N are positive integers.
  • the signal management control means relative to the above-described construction is provided on a glass substrate on the side of the display body module unit.
  • the signal management control means can be incorporated into a circuit of the display body driving device which is packaged on the side of the display body module unit.
  • a display body driving means incorporating a signal management control function can be actualized.
  • the conventional display body driving means is configured in the form of drivers LSI.
  • the forgoing display body driving means with the signal management control function can be constructed as a semiconductor integrated circuit Y drivers LSI among the drivers LSI are smaller in the number of I/O wires than X drivers LSI. Taking this fact into consideration, it is advantageous that the Y drivers are employed as the drivers LSI with the signal management control function. Liquid crystal display devices are classified roughly into a simple matrix type and an active matrix type.
  • Drivers LSI with the signal management control function are desirably scan drivers or gate drivers.
  • FIG. 1 is a block diagram illustrating a whole configuration of a liquid crystal display device in an embodiment 1 of this embodiment
  • FIG. 2 is a circuit diagram showing constructions of respective scan drivers and connective relations between drivers in the same embodiments
  • FIG. 4 is a timing chart, showing relations between a variety of signals in a liquid crystal display body module unit, of assistance in explaining the operation of the same embodiment
  • FIG. 5 is a block diagram depicting a whole configuration of the liquid crystal display device in an embodiment 2 of this invention.
  • FIG. 6 is a circuit diagram showing constructions of the signal management control units of the respective scan drivers and connective relations between the drivers in the same embodiment
  • FIG. 7 is a circuit diagram illustrating construction of a liquid crystal power source circuit in the same embodiment
  • FIG. 8 is a timing chart, showing relations of a variety of signals in the liquid crystal display body module unit, of assistance in explaining the operation of the same embodiment.
  • FIG. 9 is a block diagram depicting one configuration of a conventional liquid crystal display device.
  • FIG. 1 is a block diagram illustrating a whole configuration of a liquid crystal display device in an embodiment 1 of this invention. Note that in FIG. 1 , the same components as those of FIG. 9 are marked with the like reference symbols, and the description thereof will be omitted.
  • a signal management control unit 47 n of the n-th (e.g., third) scan driver semiconductor integrated circuit 46 n detects stoppage of an AC-transforming clock FR applied to a terminal CKBn.
  • the respective signal management control units 47 1 - 47 n have signal stop detection control terminals S 1 -S n and signal stop detection terminals T 1 -T n .
  • a forced blank display signal DFF of a high level voltage is normally supplied from the control circuit 10 to the signal stop detection control terminal S 1 of the signal management control unit 47 1 of the first scan driver semiconductor integrated circuit 46 1 .
  • the signal stop detection terminal T 1 is connected to the signal stop detection control terminal S 2 of the signal management control unit 47 2 of the second scan driver semiconductor integrated circuit 46 2 .
  • the signal stop detection terminal T 2 of the signal management control unit 47 2 of the second scan driver semiconductor integrated circuit 46 2 is connected to a signal stop detection terminal (e. g., the signal stop detection control terminal S n of the n-th signal management control unit 47 n ) of the next stage.
  • the signal stop detection terminal T n of the n-th signal management control unit 47 n is connected to forced blank control terminals DF of the scan drivers 46 1 - 46 n and the signal drivers 24 1 - 24 n .
  • the signal management control units 47 1 - 47 n of the respective scan drivers are, as illustrated in FIG. 2 , cascade-connected. Configurations of the signal management control units 47 1 - 47 n are the same.
  • a detected signal of the signal management control unit 47 1 is a data signal latch clock LP applied to the terminal CKB 1 .
  • a detected signal of the signal management control unit 47 2 is a scan start pulse (frame start signal) SP applied to the terminal CKB 2 .
  • a detected signal of the signal management control unit 47 n is an AC-transforming clock FR applied to the terminal CKBn.
  • the signal management control unit 47 1 includes a signal stop detection circuit 48 serving as a signal detection means for detecting stoppage of the detected signal and a sequence processing circuit 51 consisting of a signal delay circuit 49 and a logic circuit 50 .
  • the signal stop detection circuit 48 is composed of: a first N-type MOS transistor Tr 1 switched by a latch clock LP conceived as a detected signal and constituting a transfer gate; an inverter INV 1 for inverting a phase of the latch clock LP; a second N-type MOS transistor Tr 2 switched by an antiphase signal of the latch clock LP and constituting a transfer gate; a first capacitor C 11 for effecting a charge and discharge in accordance with opening/closing operations of the first N-type MOS transistor Tr 1 ; a second capacitor C 12 for effecting the charge and discharge in accordance with the opening/closing operations of the second N-type MOS transistor Tr 2 ; a discharge resistor R 1 for discharging an electric charge of the capacitor C 12 ; and an inverter INV 2 for outputting a charge level judgement signal by comparing a charge voltage of the second capacitor C 12 with a threshold value V TH .
  • the signal delay circuit 49 consists of: a D-type flip-flop 49 a, in which the frame start signal SP serves as a clock input CK, inducing a reset terminal R connected to an output of the inverter INV 2 and an input terminal D earthed; and a D-type flip-flop 49 b, in which the frame start signal SP serves as a clock input, including a reset terminal R connected to the output of the inverter INV 2 and an input terminal D connected to an output Q of the flip-flop 49 a.
  • the logic circuit 50 is constructed of an AND circuit which receives two inputs of the forced blank signal DFF from the control circuit 10 and an output Q of a flip-flop 49 b.
  • a forced blank display control circuit is herein composed of the line unit forced blank display control circuit 46 b and the total line blank display control circuit 46 d. Note that the symbol INV 3 represents an inverter for matching logic with respect to the line unit forced blank display control circuit 46 b of the forced blank display control signal DF.
  • a reset signal having a pulse width of several ⁇ s—several ms is supplied to a power-on reset terminal RS of a liquid crystal module controller 12 from an MPU (not illustrated) in the same manner with the prior art.
  • the liquid crystal module controller 12 is thereby initialized.
  • a variety of signals outputted from the liquid crystal module controller 12 are generally in a stopping status.
  • the forced blank display signal DFF assumes a low voltage level (hereinafter referred to as an L level).
  • a liquid crystal power source circuit 28 is in a power-off state, while the liquid crystal driving power source voltages V 0 -V 5 remain in a non-generated state. Therefore, during this initialization, no DC component is applied between the liquid crystal electrodes, and deterioration in liquid crystal elements is prevented.
  • the liquid crystal module controller 12 If over this period, as illustrated in FIG. 4 , the forced blank display signal DFF changes from the L level to a high voltage level (hereinafter referred to as an H level) at a time t 1 , the liquid crystal module controller 12 generates the frame start signal SP, the data signal latch clock LP, and the AC-transforming clock FR.
  • the frame start signal SP is supplied to an input terminal CKA 1 of the signal delay circuit 49 .
  • the data latch clock LP is supplied to a detection terminal CKB 1 of the signal stop detection circuit 48 .
  • the transistor Tr 1 of the signal stop detection circuit 48 assumes an on-status, whereas the transistor Tr 2 assumes an off-status. Hence, the capacitor C 11 is charged with electricity for this period.
  • the transistor Tr 2 of the signal stop detection circuit 48 is in the on-status, whereas the transistor Tr 1 is in the off-status. Therefore, a part of the electric charge supplied to the capacitor C 11 is transferred to a capacitor C 12 .
  • a charging voltage of the capacitor C 12 increases with a generation of repetitive pulses of the data signal latch clocks LP.
  • An input voltage of the inverter INV 2 comes to the threshold value V TH or less.
  • An output INV OUT of the inverter INV 2 assumes the H level at a time t 2 .
  • the output INV OUT of the inverter INV 2 assumes the L level. Therefore, the output Q of the D-type flip-flop 49 a of the signal delay circuit 49 is at the L level. For this reason, an output T 1 of the logic circuit 50 assumes the L level. Even when the output INV OUT becomes the H level at that moment, the output Q does not assume the H level at the time t 2 .
  • the output Q is kept at the L level due to delayed storage action of the input signals of the D-type flip-flops 49 b, 49 a.
  • the output T 1 of the logic circuit 50 assumes the H level.
  • the frame start signal SP is supplied to the detection terminal C K B 2 of the signal stop detection circuit 48 2 of the signal management control unit 47 2 Supplied to an input terminal CKA 2 of the signal delay circuit 49 2 is the frame start signal SP defined as a cascade input DI 2 coming from a cascade output terminal D 0 of the scan driver 46 1 .
  • the output T 1 of the logic circuit 50 of the scan driver 46 1 is cascade-connected to the logic circuit 50 of the scan driver 46 2 .
  • a capacitor C 21 of the signal stop detection circuit 48 2 is fed with electric energy by repetitive pulses of the frame start signals SP.
  • the AC-transforming signal FR is supplied to a detection terminal CKBn of the signal stop detection circuit 48 n of the signal management control unit 47 n in the scan driver 46 n.
  • the frame start signal SP Supplied to an input terminal CKAn of the signal delay circuit 49 n is the frame start signal SP defined as a cascade input DI n coming from the output terminal D 0 of the scan driver 46 2 .
  • the output T 2 of the logic circuit 50 of the scan driver 46 2 is cascade-connected to the logic circuit 50 of the scan driver 46 n.
  • a capacitor C n2 of the signal stop detection circuit 48 n is charged with electricity by the repetitive pulses of the AC-transforming signals FR.
  • the different periods and duty ratios of the data signal latch clock LP conceived as a detected signal, the frame start signal SP and the AC-transforming signal FR.
  • the scan driver is provided with external connection terminals for the resistances and the externally attached capacitors.
  • the L level outputs T n are supplied to the forced display blank control terminals DF of the signal drivers and the scan drivers.
  • a liquid crystal display panel 22 is therefore in a blank display state. More specifically, when the forced display blank control signal DF is at the L level, only a transistor F 1 of the selection switch 46 h of the scan electrode driving cell 46 remains in an on-state under control of the forced blank display control circuits 46 b, 46 d depicted in FIG. 3.
  • a voltage of V 5 (0v) is impressed on the scan electrodes, while an inter liquid crystal electrode voltage (liquid crystal applying voltage) is 0v.
  • a period from the time t 0 to the time t 3 corresponds to a liquid crystal drive inhibit period.
  • the liquid crystal power source circuit 28 is powered on, whereby the liquid crystal voltages V 0 -V 5 are generated. Those voltages are supplied to the scan and signal drivers.
  • the shift registers in the scan and signal drivers are in an unsteady state.
  • the liquid crystal display continues to be blank-controlled up to the time t 3 , however, it is therefore possible to avoid abnormal driving of the liquid crystal panel.
  • H-level voltages are supplied to the forced display blank control terminals DF of the scan and signal drivers.
  • the liquid crystal display panel 22 is thereby AC-driven by normal operations of the scan and signal drivers.
  • a display picture is depicted on the liquid crystal panel 22 .
  • the symbol B of FIG. 4 indicates a liquid crystal driving period.
  • the liquid power source circuit 28 and the logic units of the scan and signal drivers are powered on at the time t 1 .
  • the liquid crystal display panel 22 is driven. Therefore, since the power-on of the power source does not take place simultaneously, an excessive power source rush current is restrained. It is because, in addition to delayed action of the signal stop detection circuit 48 itself, the delayed action of the signal delay circuit 49 having a delay time of 1-2 frame periods functions effectively.
  • an output of the data signal latch clock LP transmitted from the liquid crystal module controller 12 is stopped at a time t 4 in the liquid crystal driving period B.
  • sufficient electric energy is supplied to the second capacitor C 12 of the signal detection circuit 48 1 of the scan driver 46 1 .
  • the clock thereof is stopped, no electric charge is transferred to the second capacitor C 12 from the first capacitor C 11 .
  • the electric charge of the second capacitor C 12 is quickly discharged at a predetermined time constant via the discharge resistance R 1 .
  • An input voltage of the inverter INV 2 is gradually boosted. If that input voltage exceeds the threshold value V TH , the output voltage INV OUT thereof assumes the L level at a time t 5 .
  • the signal delay circuit 49 1 is reset, and the output Q thereof becomes the L level.
  • the output T 1 of the logic circuit 50 1 assumes the L level at the time t 5 .
  • This T 1 output is cascade-inputted to the logic circuit 50 2 of the scan driver 46 2 .
  • output T 2 of the logic circuit 50 2 becomes the L level.
  • the T 2 output is cascade-inputted to the logic circuit 50 n of the scan driver 46 n. Therefore, the output T n of the logic circuit 50 n assumes the L level even when the AC-transforming signal FR is being outputted.
  • the output T n thereof corresponds to the forced display blank control signal DF on the side of the liquid crystal display module unit 46 .
  • the liquid crystal panel 22 is thereby brought into a blank display state by using the forced display blank circuits 46 b, 46 d. Namely, only a transistor F 1 of the selection switch 46 h of the scan electrode driving cell 46 shown in FIG. 3 is in the on-state. A voltage V 5 ( 0 v) is fed to the scan electrodes, and the inter liquid crystal electrode voltage is thereby kept at 0 v. For this reason, even if the data signal latch clock LP is stopped due to some cause, the liquid crystal elements are not driven by the DC components, thereby preventing deterioration of the liquid crystal beforehand.
  • the output T n becomes the L level. Similarly, the deterioration of the liquid crystal is prevented beforehand. Incidentally, during this liquid crystal drive inhibit period A, so far as the frame start signal SP and the AC-transforming signal FR continue, the second capacitor C 22 and the capacitor C n1 are in a charged state; and the outputs of the inverters INV 2 , INV n assume the H level.
  • the second capacitor C 12 is charged with electricity.
  • the output INV OUT of the inverter INV 1 then becomes the H level.
  • the output Q of the signal delay circuit 49 1 functioning as a timer assumes the H level at a time t 7 .
  • the output T 1 of the logic circuit 50 1 thereby becomes the H level, and correspondingly the outputs T 2 , T n of the logic circuits 50 2 , 50 n become the H level.
  • the forced blank control signal DF on the part of the liquid crystal module unit 22 is changed to the H level, whereby the liquid crystal display panel 22 enters the liquid crystal driving period B.
  • the forced display blank control signal DFF on the part of the liquid crystal display controller 12 assumes the L level at at time t 8 , the output T 1 of the logic circuit 50 1 is changed to the L level.
  • the outputs T 2 , T n of the logic circuits 50 2 , 50 n thereby become the L level. Therefore, the forced display blank control signal DF on the side of the liquid crystal display module unit 20 becomes the L level.
  • the liquid crystal display panel 22 enters a display-off period C.
  • FIG. 5 is a block diagram illustrating the liquid crystal display device in an embodiment 2 of this invention. Note that in FIG. 5 , the same components as those of FIG. 1 are marked with like reference symbols, and the description thereof will be omitted.
  • a scan electrode driving circuit (X drivers) of a liquid crystal display module unit 70 is composed of a plurality of scan drivers 76 1 - 76 n .
  • These scan drivers include signal management control units 77 1 - 77 n identical with the signal management control units of the embodiment 1.
  • power source power on/off control circuits 78 1 - 78 n for controlling power on/off times of the liquid crystal power source circuit 28 for generating the liquid crystal driving voltages V 0 -V 5 .
  • Each of the power source power on/off control circuits 78 1 - 78 n is constructed of: an inverter INV 3 for inverting signals coming in input terminals S 1 -S n of the logic circuit 50 n ; 2-stage-connected D-type flip-flops 78 a, 78 b; and a logic circuit 78 c for taking logic with respect to the signals coming from terminals P 1 -P n and the output Q.
  • a signal delay circuit 79 of each signal management control unit 77 is constructed in such a way that a D-type flip-flop 79 c of the third stage is additionally connected to the 2-stage-connected D-type flip-flops 49 a, 49 b of the signal delay circuit 49 in the embodiment 1.
  • a power on/off signal of the power source voltage V cc on the logic side is supplied to an input terminal P 1 of a logic circuit 78 c of the first scan driver 76 1 .
  • An output PF 1 of the power source power on/off control circuit 78 1 in the first scan driver 76 1 is cascade-supplied to a terminal P 2 of the second scan driver 76 2 .
  • An output PF 2 of the power source power on/off control circuit 78 2 in the second scan driver 76 2 of the previous stage, is cascade-supplied to a terminal P n of the n-th scan driver 76 n .
  • An output PF n of the power source power on/off control circuit 78 n of the n-th scan driver 76 n is supplied to a power-off terminal POFF of the liquid crystal power source circuit 28 .
  • the liquid crystal power source circuit 28 is structured in the same way with the conventional example.
  • This circuit includes: a voltage transforming circuit 28 a for generating a high voltage (20-40v) which is boosted based on the V cc (5v) power source voltage; an npn-type transistor 28 b for effecting on/off control depending on a value of the voltage supplied to the power-off terminal POFF; a pnp-type transistor 28 c of a power switch for performing on/off operations interlocking with on/off operations of the transistor 28 b; a smoothing capacitor 28 d interposed between a collector thereof and the earth; and a voltage dividing circuit 28 e for outputting the liquid crystal driving voltages V 0 -V 5 from the charge voltage thereof.
  • a power switch SW is closed at a time t 0 .
  • the logic power source V cc of the liquid crystal display device is turned on.
  • a reset signal having a pulse width of several ⁇ s-several ms is supplied from an MPU to a power-on reset terminal RS of the liquid crystal module controller 12 .
  • the liquid crystal module controller 12 is thereby initialized.
  • an output signal from the liquid crystal module controller 12 is generally in a stopping status.
  • the logic power source voltage V cc is supplied to one input of the logic circuit 78 c defined as an AND circuit of the first scan driver 76 1 .
  • the data signal latch clock LP does not yet, however, come out, and hence its output PF 1 assumes the L level.
  • an output PF 2 of the second scan driver 76 2 is also at the L level.
  • an output PE n of the n-th scan driver 76 n also becomes the L level, whereby a power-off terminal POFF of the liquid crystal power source circuit 28 is kept at the L level.
  • a base potential of the transistor 28 b shown in FIG. 7 assumes an L level (0v), so that a boosted voltage is not supplied to the smoothing capacitor 28 d. Therefore, the liquid crystal driving voltages V 0 -V 5 are not generated.
  • no DC component is applied between the liquid crystal electrodes during this initializing period. Deterioration of the liquid crystal elements is prevented.
  • the forced blank display signal DFF is changed from the L level to the H level.
  • the frame start signal SP, the data signal latch clock LP, and the AC-transforming clock FR are generated.
  • the output INV OUT of the inverter INV 2 assumes the H level at a time t 2 .
  • the output Q of the power on/off control circuit 78 b becomes the H level at a time t 3 which is later by a 1-2 frame period than the time t 2 .
  • the output PF 1 of the logic circuit 78 c therefore, becomes the H level.
  • the outputs PF 2 , FPn of the logic circuit 78 c of the second and n-th scan drivers 76 2 , 76 n become the H level, correspondingly.
  • the power-off terminal POFF of the liquid crystal power source circuit 28 is energized at the H level.
  • the transistor 28 b is put into an on-state.
  • the transistor 28 c is also brought into the on-state because of a drop in voltage of an inter base/emitter resistance of the transistor 28 c.
  • the smoothing capacitor 28 d is charged with electricity, thereby generating the liquid crystal driving voltages V 0 -V 5 .
  • the output Q of the D-type flip-flop 79 c remains at the L level.
  • the stage number of the D-type flip-flops of the signal delay circuit 79 1 in this embodiment is greater by 1 than in the power on/off control circuit 78 1 .
  • the output Q of the D-type flip-flop 79 c becomes the H level, but slower by a 1-frame period T F than that of the D-type flip-flop 78 b.
  • the outputs T 11 , T 27 , Tn all become the H level.
  • the forced blank display signal DF on the part of the liquid crystal module unit is changed from the L level to the H level.
  • the driving voltages V 0 -V 5 are thereby supplied to the scan and signal electrodes of the liquid crystal display panel 22 . The operation then enters a liquid crystal mode.
  • the liquid crystal display panel 22 is driven concurrently with generation of the liquid crystal driving voltages V 0 -V 5 . It follows that large charge rush currents are induced in power source units of the scan and signal drivers as well as in the liquid crystal panel. In accordance with this embodiment, however, the liquid crystal drive is initiated after the 1-frame period T F since the liquid crystal driving voltages V 0 -V 5 have been generated at the time t 3 .
  • the power source units are energized with a time difference, whereby the rush currents can be dispersed. This makes it possible to prevent a power-down and reduce power capacity, which is in turn helpful for protecting the liquid crystal display panel and the drivers as well.
  • the above-described power control decreases burden in terms of system development costs and restrains an increase in the number of signal wires between the conventional system and LCD module. Furthermore, a reduction in power capacity is brought about, and hence inexpensive power source is available.
  • the data signal latch clock LP starts reappearing at a time t 7 .
  • the output voltage INV OUT of the inverter INV 2 becomes the H level at a time t 8 .
  • the outputs PF 11 , PF 2 , PF n also become the H level at a time t 9 after a 1-2 frame period from time t 8 .
  • the power-off terminal POFF of liquid crystal power source circuit 28 is changed to the H level.
  • the liquid crystal driving voltages V 0 -V 5 which are in turn applied to the drivers are generated.
  • the outputs T 1 , T 2 , T n become the H level at a time t 10 which is later by 1-frame period, T F , than the time t 9 .
  • the liquid crystal driving voltages V 0 -V 5 are supplied to the scan and signal electrodes of the liquid crystal display panel 22 . Then the liquid crystal resumes display mode.
  • the forced display blank control signal DFF on the part of the liquid crystal display controller 12 becomes the L level at a time t 11 , the outputs T 1 , T 2 , T n also become the L level.
  • the forced display blank control signal DF on the side of the liquid display module unit 70 assumes the L level.
  • the liquid crystal display panel 22 enters a display-off period C.
  • the output Q of the D-type flip-flop 78 b of the power on/off control circuit 78 1 is changed to the L level.
  • the outputs PF 1 , PF 2 , PF n also become the L level.
  • the power-off terminal POFF of the liquid crystal power source circuit 28 also assumes the L level. Then the generation of the liquid crystal driving voltages V 0 -V 5 stops. As described above, the forced display blank control signal DE on the side of the liquid crystal display controller 12 becomes the L level, after stopping the liquid crystal drive, and after a constant period has elapsed, no voltage is applied to the liquid crystal drivers. Relations in potential with respect to the logic power source V cc and the liquid crystal driving voltages V 0 -V 5 are maintained by the sequence during such a power-off period. A through current and a parasitic bipolar current within the driver are restrained, thereby protecting the liquid crystal display panel and the drivers as well.
  • the liquid crystal power source circuit 28 is powered on.
  • the liquid crystal power source circuit 28 is powered off when stopping the output of the clocks. Rush currents become dispersive or occur with a time difference by the auto-sequence of such energizing of the power source.
  • the signal management control units are incorporated into the scan drivers LSI. It is because the number of the I/O signal lines is smaller than that of the signal drivers LSI, and the display frame region is broad. Hence, an allowance for the area of the circuit board mounted with the signal management control units is larger.
  • This embodiment has dealt with the display device based on a simple matrix liquid crystal panel.
  • the present invention is not limited to this type of display device but may be applied to an active matrix type liquid crystal display device.
  • Source drivers are controlled to output the same potential on the data side as that on the common side. All the pixel electric fields are set in a non-application state.
  • the present invention is applicable not only to the displays but also to display devices whose display quality is deteriorated by the DC drive as can be seen in an electronic device and a plasma display to which the liquid crystal device is, as in the case of a liquid crystal photo arithmetic device, widely applied.
  • the liquid crystal module incorporates a means for detecting an abnormality in the signal supplied from the liquid crystal module controller 12 and a means for eliminating this abnormal state of the signal beforehand or afterwards.
  • the following distributive arrangement may, however, be adoptable. Some of components of those means are provided in the liquid crystal module, while the rest of them are provided in the system (controller).
  • the plurality of signals SP, LP, RF
  • which may cause a DC driver of the liquid crystal panel are different from each other in terms of frequencies and pulse duties. Therefore, these signal are converted into a single composite signal by use of a non-coincidence gate (Exclusive OR gate). The composite signal is sent back to the system, and the abnormal state is checked by a judgment circuit.
  • the abnormal state is eliminated by an output thereof.
  • An additional arrangement is that the indicator display is effected by using a display body other than that on the side of the LCD module.
  • the following is another adoptable method.
  • the output of the terminal T n of the scan driver 46 n in the embodiment of FIG. 1 is returned to the system, and the logic and liquid crystal system power sources, are on/off-controlled by fixed procedures (sequence).
  • the deterioration may be caused by the fact that the liquid crystal panel is driven by the effective DC components due to a decay in the output of a specific driver.
  • Deterioration may also be caused by value shifts of the liquid crystal driving voltages V 0 -V 5 which are derived from an abnormality in the voltage dividing circuit 28 e of the liquid crystal power source circuit 28 shown in FIG. 7 . Those abnormal conditions are detectable as fluctuations in the power source current and voltage and, therefore, eliminated by the above-described abnormality eliminating means.
  • the present invention when stopping the oscillations of signals transferred from the display control unit, the DC drive of the liquid crystal is forcibly stopped by the signal management control means of the display body module. It is, therefore, possible to prevent deterioration in the display body which is derived from the DC drive. Besides, power source rush currents can be reduced.
  • the present invention is applicable not only to the liquid crystal display device but also to a plasma display device and the like. The present invention is suitable for use with such display devices that the display quality and life-span of the display body are unrestorable due to the abnormality in the driving signals.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)
US10/677,165 1990-06-18 2003-10-01 Display and display driver with on/off power controller used to prevent damage to the display Expired - Lifetime USRE40504E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/677,165 USRE40504E1 (en) 1990-06-18 2003-10-01 Display and display driver with on/off power controller used to prevent damage to the display

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP15941690 1990-06-18
PCT/JP1991/000785 WO1991020075A1 (en) 1990-06-18 1991-06-11 Flat displaying device and device for driving displaying elements
US08/267,103 US5563624A (en) 1990-06-18 1994-06-23 Flat display device and display body driving device
US08/582,771 US5903260A (en) 1990-06-18 1996-01-02 Flat device and display driver with on/off power controller used to prevent damage to the LCD
US10/677,165 USRE40504E1 (en) 1990-06-18 2003-10-01 Display and display driver with on/off power controller used to prevent damage to the display

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/582,771 Reissue US5903260A (en) 1990-06-18 1996-01-02 Flat device and display driver with on/off power controller used to prevent damage to the LCD

Publications (1)

Publication Number Publication Date
USRE40504E1 true USRE40504E1 (en) 2008-09-16

Family

ID=15693272

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/677,165 Expired - Lifetime USRE40504E1 (en) 1990-06-18 2003-10-01 Display and display driver with on/off power controller used to prevent damage to the display

Country Status (8)

Country Link
US (1) USRE40504E1 (de)
EP (2) EP0872793B1 (de)
JP (3) JP3123077B2 (de)
KR (1) KR960004651B1 (de)
DE (2) DE69130105T2 (de)
HK (1) HK1014597A1 (de)
SG (1) SG63562A1 (de)
WO (1) WO1991020075A1 (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140164806A1 (en) * 2012-12-07 2014-06-12 Renesas Sp Drivers Inc. Integrated circuit device including a plurality of integrated circuits and its application to panel display device
US20150325214A1 (en) * 2014-05-07 2015-11-12 Dongbu Hitek Co., Ltd. Data Driver And A Display Apparatus Including The Same
US10354571B2 (en) 2017-01-05 2019-07-16 Mitsubishi Electric Corporation Driver IC including an abnormality detection part for detecting abnormalities, a waveform-changing part for changing waveforms, and an output part for outputting signals, and liquid crystal display device comprising the same

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3582082B2 (ja) * 1992-07-07 2004-10-27 セイコーエプソン株式会社 マトリクス型表示装置，マトリクス型表示制御装置及びマトリクス型表示駆動装置
JPH08328516A (ja) * 1995-06-02 1996-12-13 Canon Inc 表示装置及び方法
US6188378B1 (en) * 1995-06-02 2001-02-13 Canon Kabushiki Kaisha Display apparatus, display system, and display control method for display system
DE59803302D1 (de) * 1997-11-20 2002-04-11 Wincor Nixdorf Gmbh & Co Kg Einschaltverzögerungsvorrichtung für ein Datensichtgerät und Verfahren zum Deaktivieren dieses Datensichtgerätes
US7164405B1 (en) * 1998-06-27 2007-01-16 Lg.Philips Lcd Co., Ltd. Method of driving liquid crystal panel and apparatus
KR100296787B1 (ko) * 1998-11-06 2001-10-26 구본준, 론 위라하디락사 액정표시장치용러쉬커런트방지회로
JP2000242238A (ja) * 1999-02-23 2000-09-08 Sony Corp 液晶表示装置
JP2001209355A (ja) 2000-01-25 2001-08-03 Nec Corp 液晶表示装置及びその駆動方法
JP2003066935A (ja) * 2001-08-24 2003-03-05 Nec Corp 画像表示装置
ITMI20021426A1 (it) * 2002-06-27 2003-12-29 St Microelectronics Srl Sistema per il pilotaggio di righe di un display a cristalli liquidi
TWI227768B (en) 2002-10-29 2005-02-11 Fujitsu Display Tech Illumination device and liquid crystal display device using the same
JP2004157250A (ja) * 2002-11-05 2004-06-03 Hitachi Ltd 表示装置
KR100910562B1 (ko) 2002-12-17 2009-08-03 삼성전자주식회사 표시 장치의 구동 장치
WO2004093041A2 (en) * 2003-04-16 2004-10-28 Koninklijke Philips Electronics N.V. Display device comprising a display panel and a driver-circuit
JP4433786B2 (ja) * 2003-12-22 2010-03-17 ソニー株式会社 ストライプドメイン抑圧回路及び液晶表示装置
JP4247631B2 (ja) * 2004-09-06 2009-04-02 ソニー株式会社 画像表示装置
CN101276536B (zh) * 2004-09-06 2010-04-14 索尼株式会社 图像显示单元及驱动该图像显示单元的方法
KR20070117318A (ko) * 2006-06-08 2007-12-12 삼성전자주식회사 디스플레이장치 및 그 제어방법
JP2010096986A (ja) * 2008-10-16 2010-04-30 Nippon Seiki Co Ltd 表示装置
KR101916087B1 (ko) * 2017-03-16 2018-11-07 (주)모일 복수의 방열핀이 개별적으로 배치 가능한 히트싱크

Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4997593A (de) 1973-01-19 1974-09-14
US3947811A (en) 1974-09-26 1976-03-30 The Lucas Electrical Company Limited Fault indicating systems in vehicles
JPS52100997A (en) 1976-02-20 1977-08-24 Toshiba Corp Display control system
JPS52128178A (en) 1976-04-20 1977-10-27 Seiko Epson Corp Electronic clock
JPS55117190A (en) 1979-02-28 1980-09-09 Sharp Kk Integrated circuit for driving liquid crystal
US4268827A (en) 1979-09-21 1981-05-19 Dresser Industries, Inc. Operability verification for segmental electromagnetic display
US4314245A (en) 1980-03-10 1982-02-02 Wilbur Jr John R Video compensation subcircuit
JPS58123118A (ja) 1982-01-18 1983-07-22 Fujitsu Ltd 自動電源切断方式
US4453208A (en) 1982-03-08 1984-06-05 Honeywell Information Systems Inc. Apparatus for controlling the time sequenced energization of a memory unit
US4541066A (en) 1980-11-20 1985-09-10 Pfister Gmbh Method and apparatus for checking the functions of a display system
EP0162969A1 (de) 1984-05-30 1985-12-04 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Umschaltnetzwerk und Matrixgerät diese Umschaltnetzwerke verwendend
US4674031A (en) 1985-10-25 1987-06-16 Cara Corporation Peripheral power sequencer based on peripheral susceptibility to AC transients
US4687956A (en) 1983-11-14 1987-08-18 Nippondenso Co., Ltd. Liquid crystal element driving apparatus
US4748444A (en) 1984-11-22 1988-05-31 Oki Electric Industry Co., Ltd. LCD panel CMOS display circuit
US4758896A (en) 1985-12-10 1988-07-19 Citizen Watch Co., Ltd. 3-Dimensional integrated circuit for liquid crystal display TV receiver
EP0326158A2 (de) 1988-01-27 1989-08-02 Kabushiki Kaisha Toshiba Verfahren und Einrichtung zum Vergrössern von in einem Rechnersystem erzeugten Anzeigedaten
US4855892A (en) 1987-02-12 1989-08-08 Compaq Computer Corporation Power supply for plasma display
US4922448A (en) 1985-07-10 1990-05-01 Brother Kogyo Kabushiki Kaisha Word processing system having small-sized and large-sized displays for simultaneous display and automatic power shut-off circuit
US4931791A (en) 1987-06-25 1990-06-05 Digital Equipment Corporation Shorted-coaxial-cable detector for local-area networks
US4980836A (en) * 1988-10-14 1990-12-25 Compaq Computer Corporation Apparatus for reducing computer system power consumption
EP0419910A2 (de) 1989-09-29 1991-04-03 Kabushiki Kaisha Toshiba Anzeigesteuerungssystem
JPH03153294A (ja) 1989-11-10 1991-07-01 Matsushita Electric Ind Co Ltd 液晶表示装置
JPH03202812A (ja) 1989-12-29 1991-09-04 Sanyo Electric Co Ltd 液晶表示装置
US5077553A (en) 1988-01-19 1991-12-31 Tektronix, Inc. Apparatus for and methods of addressing data storage elements
US5155613A (en) 1987-11-20 1992-10-13 Semiconductor Energy Laboratory Co., Ltd. Driving circuit of liquid crystal display which has delay means
US5155477A (en) 1988-11-18 1992-10-13 Sony Corporation Video signal display apparatus with a liquid crystal display unit
US5592191A (en) 1989-10-27 1997-01-07 Canon Kabushiki Kaisha Display apparatus
JPH09128178A (ja) * 1995-10-27 1997-05-16 Nec Corp 画面投影表示システム
US5710929A (en) 1990-06-01 1998-01-20 Vadem Corporation Multi-state power management for computer systems
US5952990A (en) 1986-08-18 1999-09-14 Canon Kabushiki Kaisha Display device with power-off delay circuitry

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3894247A (en) * 1973-12-26 1975-07-08 Rockwell International Corp Circuit for initalizing logic following power turn on
WO1988007250A2 (en) * 1987-03-16 1988-09-22 The Cherry Corporation Video display interface
JP2612267B2 (ja) * 1987-03-31 1997-05-21 キヤノン株式会社 表示制御装置
JP3065821B2 (ja) * 1992-11-02 2000-07-17 株式会社豊田中央研究所 物体検出装置

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4997593A (de) 1973-01-19 1974-09-14
US3947811A (en) 1974-09-26 1976-03-30 The Lucas Electrical Company Limited Fault indicating systems in vehicles
JPS52100997A (en) 1976-02-20 1977-08-24 Toshiba Corp Display control system
JPS52128178A (en) 1976-04-20 1977-10-27 Seiko Epson Corp Electronic clock
JPS55117190A (en) 1979-02-28 1980-09-09 Sharp Kk Integrated circuit for driving liquid crystal
US4268827A (en) 1979-09-21 1981-05-19 Dresser Industries, Inc. Operability verification for segmental electromagnetic display
US4314245A (en) 1980-03-10 1982-02-02 Wilbur Jr John R Video compensation subcircuit
US4541066A (en) 1980-11-20 1985-09-10 Pfister Gmbh Method and apparatus for checking the functions of a display system
JPS58123118A (ja) 1982-01-18 1983-07-22 Fujitsu Ltd 自動電源切断方式
US4453208A (en) 1982-03-08 1984-06-05 Honeywell Information Systems Inc. Apparatus for controlling the time sequenced energization of a memory unit
US4687956A (en) 1983-11-14 1987-08-18 Nippondenso Co., Ltd. Liquid crystal element driving apparatus
EP0162969A1 (de) 1984-05-30 1985-12-04 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Umschaltnetzwerk und Matrixgerät diese Umschaltnetzwerke verwendend
JPS6150195A (ja) 1984-05-30 1986-03-12 インタ−ナシヨナル・スタンダ−ド・エレクトリツク・コ−ポレイシヨン スイツチング回路およびそれを使用するマトリツクス装置
US4748444A (en) 1984-11-22 1988-05-31 Oki Electric Industry Co., Ltd. LCD panel CMOS display circuit
US4922448A (en) 1985-07-10 1990-05-01 Brother Kogyo Kabushiki Kaisha Word processing system having small-sized and large-sized displays for simultaneous display and automatic power shut-off circuit
US4674031A (en) 1985-10-25 1987-06-16 Cara Corporation Peripheral power sequencer based on peripheral susceptibility to AC transients
US4758896A (en) 1985-12-10 1988-07-19 Citizen Watch Co., Ltd. 3-Dimensional integrated circuit for liquid crystal display TV receiver
US5952990A (en) 1986-08-18 1999-09-14 Canon Kabushiki Kaisha Display device with power-off delay circuitry
US4855892A (en) 1987-02-12 1989-08-08 Compaq Computer Corporation Power supply for plasma display
US4931791A (en) 1987-06-25 1990-06-05 Digital Equipment Corporation Shorted-coaxial-cable detector for local-area networks
US5155613A (en) 1987-11-20 1992-10-13 Semiconductor Energy Laboratory Co., Ltd. Driving circuit of liquid crystal display which has delay means
US5077553A (en) 1988-01-19 1991-12-31 Tektronix, Inc. Apparatus for and methods of addressing data storage elements
EP0326158A2 (de) 1988-01-27 1989-08-02 Kabushiki Kaisha Toshiba Verfahren und Einrichtung zum Vergrössern von in einem Rechnersystem erzeugten Anzeigedaten
US4980836A (en) * 1988-10-14 1990-12-25 Compaq Computer Corporation Apparatus for reducing computer system power consumption
US5155477A (en) 1988-11-18 1992-10-13 Sony Corporation Video signal display apparatus with a liquid crystal display unit
EP0419910A2 (de) 1989-09-29 1991-04-03 Kabushiki Kaisha Toshiba Anzeigesteuerungssystem
US5629715A (en) 1989-09-29 1997-05-13 Kabushiki Kaisha Toshiba Display control system
US5592191A (en) 1989-10-27 1997-01-07 Canon Kabushiki Kaisha Display apparatus
JPH03153294A (ja) 1989-11-10 1991-07-01 Matsushita Electric Ind Co Ltd 液晶表示装置
JPH03202812A (ja) 1989-12-29 1991-09-04 Sanyo Electric Co Ltd 液晶表示装置
US5710929A (en) 1990-06-01 1998-01-20 Vadem Corporation Multi-state power management for computer systems
JPH09128178A (ja) * 1995-10-27 1997-05-16 Nec Corp 画面投影表示システム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Proceeding of the SID. vol. 30 (1989) No. 2, New York, Peripheral Circuit Integrated Poly-Si TFT LCD With Gray Scale Representation, Jun-ichi Ohwada, et al., pp. 131-136.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140164806A1 (en) * 2012-12-07 2014-06-12 Renesas Sp Drivers Inc. Integrated circuit device including a plurality of integrated circuits and its application to panel display device
US9619007B2 (en) * 2012-12-07 2017-04-11 Synaptics Japan Gk Driver IC of a display panel waiting a predetermined time before supplying vertical synchronization signal (VSYNC) after sleep-out command is received
US20150325214A1 (en) * 2014-05-07 2015-11-12 Dongbu Hitek Co., Ltd. Data Driver And A Display Apparatus Including The Same
US10354571B2 (en) 2017-01-05 2019-07-16 Mitsubishi Electric Corporation Driver IC including an abnormality detection part for detecting abnormalities, a waveform-changing part for changing waveforms, and an output part for outputting signals, and liquid crystal display device comprising the same

Also Published As

Publication number Publication date
DE69130105T2 (de) 1999-01-21
EP0487742A1 (de) 1992-06-03
KR960004651B1 (ko) 1996-04-11
JP3123077B2 (ja) 2001-01-09
EP0487742B1 (de) 1998-09-02
KR920702524A (ko) 1992-09-04
JP3139496B2 (ja) 2001-02-26
DE69130105D1 (de) 1998-10-08
EP0872793A1 (de) 1998-10-21
JP2000194312A (ja) 2000-07-14
HK1014597A1 (en) 1999-09-30
JP2000194335A (ja) 2000-07-14
EP0872793B1 (de) 2006-11-08
DE69133551T2 (de) 2007-09-06
JP3139495B2 (ja) 2001-02-26
WO1991020075A1 (en) 1991-12-26
EP0487742A4 (en) 1993-01-27
SG63562A1 (en) 1999-03-30
DE69133551D1 (de) 2006-12-21

Similar Documents

Publication Publication Date Title
USRE39236E1 (en) Flat panel device and display driver with on/off power controller used to prevent damage to the LCD
USRE40504E1 (en) Display and display driver with on/off power controller used to prevent damage to the display
US7825919B2 (en) Source voltage removal detection circuit and display device including the same
JP3428380B2 (ja) 液晶表示装置の駆動制御用半導体装置および液晶表示装置
US6295046B1 (en) Shift register unit and display device
RU2496153C1 (ru) Жидкокристаллическое устройство отображения и способ его возбуждения
US7190343B2 (en) Liquid crystal display and driving method thereof
US20050179636A1 (en) Peripheral driver circuit of liquid crystal electro-optical device
JP2822911B2 (ja) 駆動回路
JP2655328B2 (ja) 電源オフ時の液晶表示消去方法
US20060082534A1 (en) Liquid crystal display apparatus and method of preventing malfunction in same
US6281890B1 (en) Liquid crystal drive circuit and liquid crystal display system
JP3665576B2 (ja) 表示制御装置及び表示装置
JP3166770B2 (ja) フラット表示装置及び表示体駆動装置
KR20190071296A (ko) 게이트 구동부 및 이를 포함하는 표시장치
JP3269501B2 (ja) 表示装置の表示オン制御方法及び駆動装置
JP3324604B2 (ja) 表示制御装置
JP3665575B2 (ja) 表示制御装置及び表示装置
KR100421486B1 (ko) 게이트 하이전압 발생장치
JP3269502B2 (ja) 表示装置の表示オフ制御方法及び駆動装置
KR101137855B1 (ko) 표시장치의 구동회로 및 이의 구동방법
JPH07219480A (ja) カウンタ回路
JPH0535217A (ja) 液晶デイスプレイ制御装置
JPH1091129A (ja) 表示装置の駆動回路
JP2004220041A (ja) 表示装置及びその駆動方法

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12