US20110284847A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20110284847A1
US20110284847A1 US13/110,245 US201113110245A US2011284847A1 US 20110284847 A1 US20110284847 A1 US 20110284847A1 US 201113110245 A US201113110245 A US 201113110245A US 2011284847 A1 US2011284847 A1 US 2011284847A1
Authority
US
United States
Prior art keywords
insulating layer
layer
oxide
oxide semiconductor
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/110,245
Other languages
English (en)
Inventor
Yuta ENDO
Toshinari Sasaki
Kosei Noda
Mizuho Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ENDO, YUTA, NODA, KOSEI, SASAKI, TOSHINARI, SATO, MIZUHO
Publication of US20110284847A1 publication Critical patent/US20110284847A1/en
Priority to US14/281,031 priority Critical patent/US9577108B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Definitions

  • the present invention relates to a semiconductor device
  • a semiconductor device means a general device which can function by utilizing semiconductor characteristics, and an electrooptic device, a semiconductor circuit, and an electronic device are all semiconductor devices.
  • transistors are formed using semiconductor thin films formed over a substrate having an insulating surface.
  • Such transistors are applied to a wide range of electronic devices such as an integrated circuit (IC) and an image display device (display device).
  • IC integrated circuit
  • display device display device
  • semiconductor thin films applicable to the transistors silicon-based semiconductor materials have been widely used, but oxide semiconductors have been attracting attention as alternative materials.
  • a transistor whose active layer is formed using an amorphous oxide containing indium (In), gallium (Ga), and zinc (Zn) and having an electron carrier concentration of lower than 10 18 /cm 3 (see Patent Document 1).
  • a transistor including an oxide semiconductor is known to have a problem of low reliability because of high possibility of fluctuation in electrical characteristics, although the transistor including an oxide semiconductor can be operated at higher speed than a transistor including amorphous silicon and can be manufactured more easily than a transistor including polycrystalline silicon.
  • the threshold voltage of the transistor fluctuates between before and after a bias-temperature stress test (BT test).
  • BT test bias-temperature stress test
  • a “threshold voltage” refers to a gate voltage which is needed to turn on a transistor.
  • Gate voltage refers to a potential difference between a source electrode and a gate electrode when the potential of the source electrode is used as a reference potential.
  • Patent Document 1 Japanese Published Patent Application No. 2006-165528
  • an object of one embodiment of the present invention is to improve the reliability of a semiconductor device including an oxide semiconductor.
  • One embodiment of the present invention is a semiconductor device or a manufacturing method thereof based on the following technical idea: an insulating layer having a sufficient thickness is formed as an insulating layer which faces a gate insulating layer with an oxide semiconductor layer interposed therebetween and at least part of which is in contact with the oxide semiconductor layer, in a transistor including an oxide semiconductor.
  • An “insulating layer having a sufficient thickness” is, specifically, referred to as an insulating layer having a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance.
  • Another embodiment of the present invention is a semiconductor device or a manufacturing method thereof based on the following technical idea: an insulating layer having a sufficient thickness is formed as a base insulating layer in a top-gate transistor including an oxide semiconductor.
  • capacitance per unit area becomes lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 by capacitance; thus, it is possible to suppress the adverse effect of trapping of charge or the like, which can be generated due to the operation of a semiconductor device, or the like, at an interface between a substrate and the base insulating layer.
  • This advantageous effect is attributed to an increase in physical distance between the oxide semiconductor layer and the interface between the substrate and the base insulating layer.
  • Another embodiment of the present invention is a semiconductor device including a substrate, a base insulating layer, an oxide semiconductor layer over the base insulating layer, a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer, a gate insulating layer part of which is in contact with the oxide semiconductor layer, and a gate electrode over the gate insulating layer.
  • the base insulating layer has a sufficient thickness.
  • the base insulating layer can be a single layer or a stacked layer formed using one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, and aluminum oxide.
  • the gate insulating layer can be a single layer or a stacked layer formed using one or more of silicon oxide, aluminum oxide, and hafnium oxide.
  • the base insulating layer is preferably formed using a material having a low dielectric constant.
  • silicon oxynitride refers to a substance that contains more oxygen than nitrogen and for example, silicon oxynitride includes oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from greater than or equal to 50 atomic % and less than or equal to 70 atomic %, greater than or equal to 0.5 atomic % and less than or equal to 15 atomic %, greater than or equal to 25 atomic % and less than or equal to 35 atomic %, and greater than or equal to 0 atomic % and less than or equal to 10 atomic %, respectively.
  • silicon nitride oxide refers to a substance that contains more nitrogen than oxygen and for example, silicon nitride oxide includes oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from greater than or equal to 5 atomic % and less than or equal to 30 atomic %, greater than or equal to 20 atomic % and less than or equal to 55 atomic %, greater than or equal to 25 atomic % and less than or equal to 35 atomic %, and greater than or equal to 10 atomic % and less than or equal to 25 atomic %, respectively.
  • a protective insulating layer which covers the gate insulating layer and the gate electrode may be provided.
  • a conductive layer which serves as a back gate electrode may be provided below the oxide semiconductor layer.
  • Another embodiment of the present invention is a semiconductor device or a method thereof based on the following technical idea: an insulating layer having a sufficient thickness is formed as a protective insulating layer in a bottom-gate transistor including an oxide semiconductor.
  • the advantageous effect according to one embodiment of the present invention is attributed to the protective insulating layer having a sufficient thickness.
  • Another embodiment of the present invention is a semiconductor device including a base insulating layer; a gate electrode over the base insulating layer; a gate insulating layer over the gate electrode; an oxide semiconductor layer over the gate electrode with the gate insulating layer interposed therebetween; a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer; and a protective insulating layer over the source electrode and the drain electrode, part of which is in contact with the oxide semiconductor layer.
  • the protective insulating layer has a sufficient thickness.
  • the protective insulating layer can be a single layer or a stacked layer formed using one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, and aluminum oxide.
  • the gate insulating layer can be a single layer or a stacked layer formed using one or more of silicon oxide, aluminum oxide, and hafnium oxide.
  • the protective insulating layer is preferably formed using a material having a low dielectric constant.
  • a conductive layer which serves as a back gate electrode may be provided above the oxide semiconductor layer.
  • the channel length L of the transistor which depends on the distance between the source electrode and the drain electrode, can be greater than or equal to 10 nm and less than or equal to 10 ⁇ m, for example, 0.1 ⁇ m to 0.5 ⁇ m. It is needless to say that the channel length L may be greater than or equal to 1 ⁇ m.
  • the channel width W may be greater than or equal to 10 ⁇ m.
  • a transistor which has a small off-state current, small variation in the threshold voltage, and stable electrical characteristics can be provided.
  • a semiconductor device which includes a transistor having favorable electrical characteristics and high reliability can be provided.
  • FIGS. 1A to 1C are a top view and cross-sectional views illustrating an example of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 2A to 2D are cross-sectional views each illustrating an example of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 3A to 3E are cross-sectional views illustrating an example of a manufacturing process of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 4A to 4E are cross-sectional views illustrating an example of a manufacturing process of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 5A to 5E are cross-sectional views illustrating an example of a manufacturing process of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 6A to 6E are cross-sectional views illustrating an example of a manufacturing process of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 7A to 7E are cross-sectional views illustrating an example of a manufacturing process of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 8A to 8C are diagrams each illustrating one mode of a semiconductor device according to one embodiment of the present invention.
  • FIG. 9 is a cross-sectional view illustrating one mode of a semiconductor device according to one embodiment of the present invention.
  • FIG. 10 is a cross-sectional view illustrating one mode of a semiconductor device according to one embodiment of the present invention.
  • FIG. 11 is a cross-sectional view illustrating one mode of a semiconductor device according to one embodiment of the present invention.
  • FIGS. 12A to 12F are diagrams each illustrating an electronic appliance as a semiconductor device according to one embodiment of the present invention.
  • FIG. 13 is a cross-sectional view illustrating an example of a semiconductor device according to one embodiment of the present invention.
  • FIG. 14 is a graph showing a semiconductor device manufactured using one embodiment of the present invention.
  • FIGS. 15A and 15B are graphs each showing a semiconductor device manufactured using one embodiment of the present invention.
  • FIGS. 1A to 1C FIGS. 2A to 2D , FIGS. 3A to 3E , FIGS. 4A to 4E , FIGS. 5A to 5E , FIGS. 6A to 6E , and FIGS. 7A to 7E .
  • FIGS. 1A to 1C are a top view and cross-sectional views of a transistor 151 which is a top-gate top-contact type as an example of a semiconductor device according to one embodiment of the present invention.
  • FIG. 1A is a top view
  • FIG. 1B is a cross-sectional view along A-B of FIG. 1A
  • FIG. 1C is a cross-sectional view along C-D of FIG. 1A .
  • some of components of the transistor 151 for example, a gate insulating layer 112 ) are omitted for brevity.
  • the transistor 151 in FIGS. 1A to 1C includes a base insulating layer 102 , an oxide semiconductor layer 106 , a source electrode 108 a, a drain electrode 108 b, the gate insulating layer 112 , and a gate electrode 114 over a substrate 100 .
  • the base insulating layer 102 As a material of the base insulating layer 102 , silicon oxide, silicon oxynitride, or the like may be used. Alternatively, the base insulating layer 102 may be formed using a stacked layer of the above material and silicon nitride, silicon nitride oxide, aluminum oxide, aluminum nitride, a mixed material of any of them, or the like. For example, when the base insulating layer 102 has a stacked-layer structure of a silicon nitride layer, a silicon nitride oxide layer, an aluminum oxide layer, or an aluminum nitride layer, and a silicon oxide layer, entry of moisture from the substrate 100 or the like to the transistor 151 can be prevented.
  • the base insulating layer 102 is formed to have a stacked-layer structure, an oxide layer of silicon oxide, silicon oxynitride, or the like is preferably formed on a side where the base insulating layer 102 is in contact with the oxide semiconductor layer 106 .
  • the base insulating layer 102 functions as a base layer of the transistor 151 .
  • the base insulating layer 102 has a sufficient thickness.
  • An “insulating layer having a sufficient thickness” is referred to as an insulating layer having a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 by capacitance.
  • a four-component metal oxide material such as an In—Sn—Ga—Zn—O-based material
  • a three-component metal oxide material such as an In—Ga—Zn—O-based material, an In—Sn—Zn—O-based material, an In—Al—Zn—O-based material, a Sn—Ga—Zn—O-based material, an Al—Ga—Zn—O-based material, or a Sn—Al—Zn—O-based material
  • a two-component metal oxide material such as an In—Zn—O-based material, a Sn—Zn—O-based material, an Al—Zn—O-based material, a Zn—Mg—O-based material, a Sn—Mg—O-based material, an In—Mg—O-based material, or an In—Ga—O-based material
  • an one component metal oxide material such as an In—O-based material
  • any of the above materials may contain SiO 2 .
  • an In—Ga—Zn—O-based material means an oxide layer containing indium (In), gallium (Ga), and zinc (Zn), and there is no particular limitation on the composition ratio thereof.
  • the In—Ga—Zn—O-based material may contain an element other than In, Ga, and Zn.
  • In/Zn is greater than or equal to 0.5 and less than or equal to 50 in an atomic ratio, preferably In/Zn is greater than or equal to 1 and less than or equal to 20 in an atomic ratio, or more preferably In/Zn is greater than or equal to 1.5 and less than or equal to 15 in an atomic ratio.
  • the atomic ratio of Zn is in the above range, the field effect mobility of the transistor can be improved.
  • M represents one or more metal elements selected from Ga, Al, Mn, and Co.
  • M can be Ga, Ga and Al, Ga and Mn, Ga and Co, or the like.
  • the gate insulating layer 112 can have a structure similar to that of the base insulating layer 102 .
  • a material having a high dielectric constant such as hafnium oxide or aluminum oxide, may be used for the gate insulating layer 112 considering the function of the gate insulating layer of the transistor.
  • a stacked layer of silicon oxide, silicon oxynitride, or silicon nitride and a material having a high dielectric constant, such as hafnium oxide or aluminum oxide may be used considering a gate withstand voltage and a condition of an interface between the oxide semiconductor layer and the gate insulating layer 112 .
  • a protective insulating layer may further be provided over the transistor 151 .
  • the protective insulating layer can have a structure similar to that of the base insulating layer 102 .
  • an opening may be formed in the base insulating layer 102 , the gate insulating layer 112 , and the like.
  • a second gate electrode may further be provided below the oxide semiconductor layer 106 . Note that it is not always necessary but preferable to process the oxide semiconductor layer 106 into an island shape.
  • FIGS. 2A to 2D illustrate cross-sectional structures of transistors having different structures from that of the transistor 151 .
  • a transistor 152 in FIG. 2A is the same as the transistor 151 in that it includes the base insulating layer 102 , the oxide semiconductor layer 106 , the source electrode 108 a, the drain electrode 108 b, the gate insulating layer 112 , and the gate electrode 114 .
  • the differences between the transistor 152 and the transistor 151 are the positions where the oxide semiconductor layer 106 is connected to the source electrode 108 a and the drain electrode 108 b. That is, in the transistor 152 , the source electrode 108 a and the drain electrode 108 b are in contact with bottom portions of the oxide semiconductor layer 106 .
  • the other components are similar to those of the transistor 151 in FIGS. 1A to 1C .
  • the transistor 153 in FIG. 2B is the same as the transistor 152 in that it includes the base insulating layer 102 , the oxide semiconductor layer 106 , the source electrode 108 a, the drain electrode 108 b, the gate insulating layer 112 , and the gate electrode 114 .
  • a difference between the transistor 153 and the transistor 152 is a position of the gate electrode with respect to the oxide semiconductor layer 106 .
  • the gate electrode is provided below the oxide semiconductor layer 106 with the gate insulating layer 112 interposed therebetween.
  • a protective insulating layer 124 is provided to cover the source electrode 108 a, the drain electrode 108 b, and the oxide semiconductor layer 106 .
  • the other components are the same as those of the transistor 152 in FIG. 2A .
  • the transistor 154 in FIG. 2C is the same as the transistor 151 in that it includes the base insulating layer 102 , the oxide semiconductor layer 106 , the source electrode 108 a, the drain electrode 108 b, the gate insulating layer 112 , and the gate electrode 114 .
  • a difference between the transistor 154 and the transistor 151 is a position of the gate electrode with respect to the oxide semiconductor layer 106 .
  • the gate electrode is provided below the oxide semiconductor layer 106 with the gate insulating layer 112 interposed therebetween.
  • the protective insulating layer 124 is provided to cover the source electrode 108 a, the drain electrode 108 b, and the oxide semiconductor layer 106 .
  • the other components are the same as those of the transistor 151 in FIGS. 1A to 1C .
  • the transistor 155 in FIG. 2D is the same as the transistor 151 and the transistor 152 in that it includes the base insulating layer 102 , the gate insulating layer 112 , the gate electrode 114 , the source electrode 108 a, and the drain electrode 108 b.
  • the transistor 155 is different from the transistor 151 and the transistor 152 in that a channel region 126 , a source region 122 a, and a drain region 122 b are formed in the oxide semiconductor layer in the same plane.
  • the source region 122 a and the drain region 122 b are connected to the source electrode 108 a and the drain electrode 108 b, respectively, with a protective insulating layer 124 interposed therebetween. Note that in FIG.
  • the gate insulating layer 112 is provided only under the gate electrode 114 ; however, one embodiment of the present invention is not limited thereto.
  • the gate insulating layer 112 may be provided to cover the oxide semiconductor layer including the channel region 126 , the source region 122 a, and the drain region 122 b.
  • FIGS. 1A to 1C Examples of a manufacturing process of the transistor in FIGS. 1A to 1C will be described below with reference to FIGS. 3A to 3E and FIGS. 4A to 4E .
  • FIGS. 1A to 1C To begin with, an example of a manufacturing process of the transistor 151 in FIGS. 1A to 1C will be described with reference to FIGS. 3A to 3E .
  • the base insulating layer 102 is formed over the substrate 100 (see FIG. 3A ).
  • the base insulating layer 102 has a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 by capacitance.
  • the substrate 100 there is no particular limitation on the property of a material and the like of the substrate 100 as long as the material has heat resistance enough to withstand at least heat treatment to be performed later.
  • a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like can be used as the substrate 100 .
  • a single crystal semiconductor substrate or a polycrystalline semiconductor substrate made of silicon, silicon carbide, or the like, a compound semiconductor substrate made of silicon germanium or the like, an SOI substrate, or the like may be used as the substrate 100 .
  • any of these substrates further provided with a semiconductor element may be used as the substrate 100 .
  • a flexible substrate may be used as the substrate 100 .
  • a transistor is formed directly on the flexible substrate.
  • a method for forming a transistor over a flexible substrate there is also a method in which, after a non-flexible substrate is used as the substrate 100 and a transistor is formed thereover, the transistor is separated from the substrate and transferred to a flexible substrate. In that case, a separation layer is preferably provided between the substrate 100 and the transistor.
  • the base insulating layer 102 As a formation method of the base insulating layer 102 , a plasma CVD method or a sputtering method can be employed, for example. As a material of the base insulating layer 102 , silicon oxide, silicon oxynitride, or the like may be used. Alternatively, the base insulating layer 102 may be formed using a stacked layer of the above material and silicon nitride, silicon nitride oxide, aluminum oxide, aluminum nitride, a mixed material of any of them, or the like.
  • an oxide layer of silicon oxide, silicon oxynitride, or the like is preferably formed on a side where the base insulating layer 102 is in contact with the oxide semiconductor layer 106 .
  • the total thickness of the base insulating layer 102 is preferably 200 nm or more, more preferably 300 nm or more.
  • a silicon oxide film is formed by an RF sputtering method under the following conditions: quartz (preferably synthetic quartz) is used as a target; the substrate temperature is higher than or equal to 30° C. and lower than or equal to 450° C. (preferably higher than or equal to 70° C.
  • the distance between the substrate and the target is greater than or equal to 20 mm and less than or equal to 400 mm (preferably greater than or equal to 40 mm and less than or equal to 200 mm); the pressure is higher than or equal to 0.1 Pa and lower than or equal to 4 Pa (preferably higher than or equal to 0.2 Pa and lower than or equal to 1.2 Pa), the high-frequency power is higher than or equal to 0.5 kW and lower than or equal to 12 kW (preferably higher than or equal to 1 kW and lower than or equal to 5 kW); and the proportion of O 2 /(O 2 +Ar) in the film formation gas is higher than or equal to 1% and lower than or equal to 100% (preferably higher than or equal to 6% and lower than or equal to 100%).
  • a silicon target may be used as the target instead of the quartz (preferably synthetic quartz) target.
  • oxygen or a mixed gas of oxygen and argon is used as the film formation gas.
  • an oxide semiconductor layer is formed over the base insulating layer 102 and then is processed to form the oxide semiconductor layer 106 having an island shape (see FIG. 3B ).
  • the oxide semiconductor layer can be formed by a sputtering method, a vacuum evaporation method, a pulse laser deposition method, a CVD method, or the like.
  • the thickness of the oxide semiconductor layer is preferably greater than or equal to 3 nm and less than or equal to 50 nm. This is because when the oxide semiconductor layer is too thick (e.g., 100 nm or more), there is a possibility that the short channel effect has a large influence and the transistor with a small size is normally on.
  • “normally on” means a state where a channel exists without applying voltage to a gate electrode and current flows through the transistor.
  • the base insulating layer 102 and the oxide semiconductor layer are preferably formed successively without exposure to the air.
  • the oxide semiconductor layer is formed by a sputtering method using an In—Ga—Zn—O-based oxide target.
  • the relative density of the metal oxide target is higher than or equal to 90% and lower than or equal to 100%, preferably higher than or equal to 95% and lower than or equal to 99.9%. This is because, with the use of the oxide target with a high relative density, the dense oxide semiconductor layer can be formed.
  • the film formation may be performed in a rare gas atmosphere, an oxygen atmosphere, a mixed atmosphere containing a rare gas and oxygen, or the like. Moreover, it is preferably an atmosphere using a high-purity gas in which impurities such as hydrogen, water, a hydroxyl group, and hydride are sufficiently removed so that entry of hydrogen, water, a hydroxyl group, and hydride into the oxide semiconductor layer can be prevented.
  • a high-purity gas in which impurities such as hydrogen, water, a hydroxyl group, and hydride are sufficiently removed so that entry of hydrogen, water, a hydroxyl group, and hydride into the oxide semiconductor layer can be prevented.
  • the oxide semiconductor layer can be formed as follows.
  • the film formation conditions is as follows: the distance between the substrate and the target is 60 mm; the pressure is 0.4 Pa; the direct-current (DC) power is 0.5 kW; and the film formation atmosphere is a mixed atmosphere containing argon and oxygen (the proportion of the oxygen flow is 33%). Note that a pulse DC sputtering method is preferable because powder substances (also referred to as particles or dust) generated in film formation can be reduced and the film thickness can be uniform.
  • the substrate temperature is higher than or equal to 100° C. and lower than or equal to 450° C., preferably higher than or equal to 150° C. and lower than or equal to 250° C.
  • an interface state between the base insulating layer 102 and the oxide semiconductor layer can be reduced.
  • the oxide semiconductor layer 106 is formed by a sputtering method
  • a substance attached to a surface where the oxide semiconductor layer is to be formed e.g., a surface of the base insulating layer 102
  • the reverse sputtering is a method by which ions collide with a surface to be processed so that the surface is modified, in contrast to normal sputtering by which ions collide with a sputtering target.
  • An example of a method for making ions collide with a surface to be processed is a method in which high-frequency voltage is applied to the surface side in an argon atmosphere so that plasma is generated near an object to be processed.
  • an atmosphere of nitrogen, helium, oxygen, or the like may be used instead of an argon atmosphere.
  • the oxide semiconductor layer 106 can be processed by etching after a mask having a desired shape is formed over the oxide semiconductor layer.
  • the mask can be formed by a method such as photolithography. Alternatively, the mask may be formed by an ink jet method or the like.
  • etching of the oxide semiconductor layer either wet etching or dry etching may be employed. It is needless to say that both of them may be employed in combination.
  • heat treatment is preferably performed on the oxide semiconductor layer.
  • first heat treatment excessive hydrogen (including water and a hydroxyl group) in the oxide semiconductor layer can be removed and a structure of the oxide semiconductor layer can be ordered.
  • the temperature of the first heat treatment is higher than or equal to 100° C. and lower than or equal to 650° C. or lower than the strain point of the substrate, preferably higher than or equal to 250° C. and lower than or equal to 600° C.
  • the atmosphere of the first heat treatment is an oxidizing gas atmosphere or an inert gas atmosphere.
  • an inert gas atmosphere is preferably an atmosphere that contains nitrogen or a rare gas as its main component and does not contain water, hydrogen, and the like.
  • the purity of nitrogen or a rare gas such as helium, neon, or argon introduced into a heat treatment apparatus is set to 6N (99.9999%) or more, preferably 7N (99.99999%) or more (i.e., the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
  • the inert gas atmosphere is an atmosphere that contains an inert gas as its main component and contains a reactive gas of 10 ppm or lower.
  • the oxidizing gas is oxygen, ozone, nitrous oxide, or the like, and it is preferable that the oxidizing gas does not contain water, hydrogen, and the like.
  • the purity of oxygen, ozone, or nitrous oxide introduced into a heat treatment apparatus is set to 6N (99.9999%) or higher, preferably 7N (99.99999%) or higher (i.e., the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
  • the oxidizing gas atmosphere an atmosphere in which an oxidizing gas is mixed with an inert gas may be used, and the oxidizing gas is contained at least at 10 ppm in the atmosphere.
  • the interface state between the base insulating layer 102 and the oxide semiconductor layer 106 can be reduced.
  • the fluctuation in threshold voltage before and after a BT test can be reduced.
  • the heat treatment can be performed in such a manner that, for example, an object to be processed is introduced into an electric furnace in which a resistance heating element or the like is used and heated at 350° C. in a nitrogen atmosphere for an hour. During the heat treatment, the oxide semiconductor layer is not exposed to the air to prevent the entry of water and hydrogen.
  • a heat treatment apparatus is not limited to an electric furnace, and may include a device for heating an object to be processed by heat conduction or heat radiation from a medium such as a heated gas.
  • a rapid thermal anneal (RTA) apparatus such as a gas rapid thermal anneal (GRTA) apparatus or a lamp rapid thermal anneal (LRTA) apparatus can be used.
  • RTA rapid thermal anneal
  • GRTA gas rapid thermal anneal
  • LRTA lamp rapid thermal anneal
  • An LRTA apparatus is an apparatus for heating an object to be processed by radiation of light (electromagnetic waves) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp.
  • a GRTA apparatus is an apparatus for heat treatment using a high temperature gas.
  • the high temperature gas used is an inert gas which does not react with an object to be processed in heat treatment,
  • GRTA treatment may be performed as follows.
  • the object to be processed is put in an inert gas atmosphere that has been heated, heated for several minutes, and then taken out of the inert gas atmosphere.
  • GRTA treatment enables high-temperature heat treatment in a short time.
  • GRTA treatment can be employed even when the temperature exceeds the upper temperature limit of the object.
  • the inert gas atmosphere may be switched to an atmosphere containing an oxidizing gas during the treatment. This is because by performing the first heat treatment in an atmosphere containing the oxidizing gas, oxygen deficiency in the oxide semiconductor layer 106 can be embedded and defect levels in an energy gap due to oxygen deficiency can be reduced.
  • the above heat treatment (first heat treatment) can be referred to as dehydration treatment, dehydrogenation treatment, or the like because of its advantageous effect of removing hydrogen, water, and the like.
  • the dehydration treatment or dehydrogenation treatment can be performed at the timing, for example, after the oxide semiconductor layer is processed to have an island shape. Such dehydration treatment or dehydrogenation treatment may be performed once or plural times.
  • the oxide semiconductor layer 106 is processed to have an island shape, the first heat treatment is performed; however, one embodiment of the present invention is not limited thereto.
  • the oxide semiconductor layer 106 may be processed after the first heat treatment.
  • a conductive layer for forming the source electrode and the drain electrode (including a wiring formed in the same layer as the source electrode and the drain electrode) is formed over the base insulating layer 102 and the oxide semiconductor layer 106 and processed to form the source electrode 108 a and the drain electrode 108 b (see FIG. 3C ).
  • the channel length L of the transistor depends on the minimum distance between the edges of the source electrode 108 a and the drain electrode 108 b which are formed here.
  • a metal layer containing an element selected from Al, Cr, Cu, Ta, Ti, Mo, and W, or a metal nitride layer containing any of the above elements as its component e.g., a titanium nitride layer, a molybdenum nitride layer, or a tungsten nitride layer
  • a metal nitride layer containing any of the above elements as its component e.g., a titanium nitride layer, a molybdenum nitride layer, or a tungsten nitride layer
  • a high-melting-point metal layer of Ti, Mo, W, or the like or a metal nitride layer of any of these elements may be stacked on one of or both a bottom side and a top side of a low-melting point and low-resistance metal layer of Al, Cu, or the like.
  • the conductive layer used for the source electrode 108 a and the drain electrode 108 b may be formed using a conductive metal oxide.
  • a conductive metal oxide an indium oxide (In 2 O 3 or the like), a tin oxide (SnO 2 or the like), a zinc oxide (ZnO or the like), an indium oxide-tin oxide alloy (In 2 O 3 —SnO 2 or the like, which is abbreviated to ITO), an indium oxide-zinc oxide alloy (In 2 O 3 —ZnO or the like), or any of these metal oxide materials containing a silicon oxide can be used.
  • the conductive layer can be processed by etching with the use of a resist mask.
  • Ultraviolet, a KrF laser light, an ArF laser light, or the like is preferably used for light exposure for forming a resist mask for the etching.
  • the light exposure at the time of forming the resist mask is preferably performed using, for example, extreme ultraviolet having an extremely short wavelength of several nanometers to several tens of nanometers.
  • extreme ultraviolet having an extremely short wavelength of several nanometers to several tens of nanometers.
  • the resolution is high and the focus depth is large.
  • the channel length L of the transistor formed later can be reduced, whereby the operation speed of a circuit can be increased.
  • Etching may be performed with the use of a resist mask formed using a so-called multi-tone mask.
  • a resist mask formed using a multi-tone mask has a plurality of thicknesses and can be further changed in shape by ashing; thus, such a resist mask can be used in a plurality of etching steps for different patterns. Therefore, a resist mask for at least two kinds of patterns can be formed using a multi-tone mask, resulting in simplification of the process.
  • part of the oxide semiconductor layer 106 is etched, so that the oxide semiconductor layer having a groove (a recessed portion) is formed in some cases.
  • the gate insulating layer 112 which is to be in contact with part of the oxide semiconductor layer 106 is preferably formed without being exposed to the air, following the plasma treatment.
  • the gate insulating layer 112 is formed so as to cover the source electrode 108 a and the drain electrode 108 b and to be in contact with part of the oxide semiconductor layer 106 (see FIG. 3D ).
  • the gate insulating layer 112 can have a structure similar to that of the base insulating layer 102 .
  • a material having a high dielectric constant such as hafnium oxide or aluminum oxide, may be used for the gate insulating layer 112 considering the function of the gate insulating layer of the transistor.
  • a stacked layer of silicon oxide, silicon oxynitride, or silicon nitride and a material having a high dielectric constant, such as hafnium oxide or aluminum oxide may be used considering a gate withstand voltage and a condition of an interface between with the oxide semiconductor layer and the gate insulating layer 112 .
  • the total thickness of the gate insulating layer 112 is preferably greater than or equal to 1 nm and less than or equal to 300 nm, more preferably greater than or equal to 5 nm and less than or equal to 50 nm.
  • Second heat treatment is preferably performed after the gate insulating layer 112 is formed.
  • the second heat treatment is performed at a temperature of higher than or equal to 250° C. and lower than or equal to 700° C., preferably higher than or equal to 350° C. and lower than or equal to 600° C. or lower than the strain point of the substrate.
  • the second heat treatment may be performed in an atmosphere of an oxidizing gas or an inert gas.
  • an atmosphere of an oxidizing gas or an inert gas it is preferable that water, hydrogen, and the like be not contained in the atmosphere of an oxidizing gas or an inert gas.
  • the purity of the gas introduced into a heat treatment apparatus is preferably 6N (99.9999%) or higher, more preferably 7N (99.99999%) or higher (that is, the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
  • an interface state between the oxide semiconductor layer and the gate insulating layer 112 can be reduced.
  • defects in the gate insulating layer 112 can also be reduced.
  • the timing of the second heat treatment as long as it is after the gate insulating layer 112 is formed.
  • the second heat treatment may be performed after the gate electrode 114 is formed.
  • the gate electrode 114 is formed (see FIG. 3E ).
  • the gate electrode 114 can be formed using a metal material such as molybdenum, titanium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, nitride of any of these metal materials, or an alloy material which contains any of these metal materials as its main component. Note that the gate electrode 114 may have a single-layer structure or a stacked-layer structure.
  • the transistor 151 is formed.
  • the base insulating layer 102 is formed over the substrate 100 (see FIG. 4 A).
  • the base insulating layer 102 is similar to that in the transistor 151 in that it has a thickness in which a capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance.
  • a conductive layer for forming the source electrode and the drain electrode (including a wiring formed in the same layer as the source electrode and the drain electrode) is formed over the base insulating layer 102 and processed to form the source electrode 108 a and the drain electrode 108 b (see FIG. 4B ).
  • an oxide semiconductor layer is formed over the base insulating layer 102 so as to be connected to the source electrode 108 a and the drain electrode 108 b and then is processed to form the oxide semiconductor layer 106 having an island shape (see FIG. 4C ). After that, first heat treatment similar to that performed on the transistor 151 may be performed.
  • the gate insulating layer 112 is formed so as to be in contact with the oxide semiconductor layer 106 and part of the source electrode 108 a and the drain electrode 108 b and cover the source electrode 108 a, the drain electrode 108 b, and the oxide semiconductor layer 106 (see FIG. 4D ).
  • second heat treatment similar to that performed on the transistor 151 may be performed.
  • the gate electrode 114 is formed (see FIG. 4E ).
  • the transistor 152 is formed.
  • the threshold voltage of the transistor shifts. For example, when positive charge is trapped, the threshold voltage of the transistor shifts in a negative direction.
  • the model where cations (or atoms which are sources of the cations) travel and are trapped can be supposed.
  • the base insulating layer in which a capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance is used, the physical distance between the substrate and the base insulating layer is increased, whereby an adverse effect by an interface between the substrate and the base insulating layer can be reduced and shift in the threshold voltage of the transistor can be prevented.
  • the base insulating layer 102 is formed over the substrate 100 (see FIG. 5A ).
  • the gate electrode 114 is formed over the base insulating layer 102 (see FIG. 5B ).
  • the gate insulating layer 112 is formed over the gate electrode 114 (see FIG. 5C ).
  • the source electrode 108 a and the drain electrode 108 b are formed over the gate insulating layer 112 .
  • An oxide semiconductor layer which is connected to the source electrode 108 a and the drain electrode 108 b is formed and processed to form an island-shape oxide semiconductor layer 106 (see FIG. 5D ). After that, first heat treatment similar to that performed on the transistor 151 may be performed.
  • the protective insulating layer 124 is formed to cover the oxide semiconductor layer 106 , the source electrode 108 a, and the drain electrode 108 b (see FIG. 5E ).
  • the protective insulating layer is similar to the base insulating layer in the transistor 151 in that it has a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance. After that, second heat treatment similar to that performed on the transistor 151 may be performed.
  • the transistor 153 is formed.
  • the base insulating layer 102 is formed over the substrate 100 (see FIG. 6A ).
  • the gate electrode 114 is formed over the base insulating layer 102 (see FIG. 6B ).
  • the gate insulating layer 112 is formed over the gate electrode 114 (see FIG. 6C ).
  • An oxide semiconductor layer is formed over the gate insulating layer 112 and processed to form the oxide semiconductor layer 106 having an island shape. First heat treatment similar to that performed on the transistor 151 may be performed. After that, the source and drain electrodes 108 a and 108 b are formed to be connected to the oxide semiconductor layer 106 (see FIG. 6D ).
  • the protective insulating layer 124 is formed to cover the oxide semiconductor layer 106 , the source electrode 108 a, and the drain electrode 108 b (see FIG. 6E ).
  • the protective insulating layer has, as the base insulating layer in the transistor 151 , a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance. After that, the second heat treatment similar to that performed on the transistor 151 may be performed.
  • the transistor 154 is formed.
  • FIG. 2D An example of a manufacturing process of the transistor 155 in FIG. 2D will be described with reference to FIGS. 7A to 7E .
  • the base insulating layer 102 is formed over the substrate 100 (see FIG. 7A ).
  • the base insulating layer 102 has a thickness in which capacitance per unit area is lower than or equal to 2 ⁇ 10 ⁇ 4 F/m 2 , preferably lower than or equal to 1.5 ⁇ 10 ⁇ 4 F/m 2 by capacitance.
  • an oxide semiconductor layer is formed over the base insulating layer 102 and processed to form the oxide semiconductor layer 106 having an island shape (see FIG. 7B ). After that, first heat treatment similar to that performed on the transistor 151 may be performed.
  • the gate insulating layer 112 and the gate electrode 114 are formed and processed to have similar patterns by photolithography (see FIG. 7C ).
  • the gate electrode 114 may be processed and then the gate insulating layer 112 may be processed using the gate electrode 114 as a mask.
  • the resistance of the oxide semiconductor layer 106 is reduced using the gate electrode 114 as a mask, so that the source region 122 a and the drain region 122 b are formed.
  • a region under the gate electrode where the resistance is not reduced becomes the channel region 126 (see FIG. 7D ).
  • argon plasma treatment, hydrogen plasma treatment, ammonia plasma treatment, and the like can be given.
  • the channel length L of the transistor is determined by the width of the gate electrode.
  • the protective insulating layer 124 is formed and an opening is provided in a region of the protective insulating layer 124 , which is overlapped with the source region 122 a and the drain region 122 b.
  • a conductive layer for forming the source electrode and the drain electrode (including a wiring formed in the same layer as the source and drain electrodes) is formed and processed to form the source electrode 108 a and the drain electrode 108 b (see FIG. 7E ).
  • the transistor 155 is formed.
  • a semiconductor device including an oxide semiconductor and having stable electrical characteristics can be provided. Therefore, a semiconductor device with high reliability can be provided.
  • a semiconductor device (also referred to as a display device) having a display function can be manufactured using the transistor an example of which is described in Embodiment 1.
  • Some or all driver circuits including the transistors can be formed over a substrate where a pixel portion is formed, whereby a system-on-panel can be obtained.
  • a sealant 205 is provided to surround a pixel portion 202 provided over a first substrate 201 , and the pixel portion 202 is sealed with the sealant 205 and a second substrate 206 .
  • a scan line driver circuit 204 and a signal line driver circuit 203 each are formed using a single crystal semiconductor layer or a polycrystalline semiconductor layer over a substrate prepared separately, and mounted in a region different from the region surrounded by the sealant 205 over the first substrate 201 .
  • Various signals and potentials are supplied to the signal line driver circuit 203 and the scan line driver circuit 204 each of which is separately formed, and the pixel portion 202 , from flexible printed circuits (FPCs) 218 a and 218 b.
  • the sealant 205 is provided to surround the pixel portion 202 and the scan line driver circuit 204 which are provided over the first substrate 201 .
  • the second substrate 206 is provided over the pixel portion 202 and the scan line driver circuit 204 .
  • the pixel portion 202 and the scan line driver circuit 204 are sealed together with a display element, by the first substrate 201 , the sealant 205 , and the second substrate 206 .
  • the signal line driver circuit 203 is formed using a single crystal semiconductor layer or a polycrystalline semiconductor layer over a substrate prepared separately, and mounted in a region different from the region surrounded by the sealant 205 over the first substrate 201 .
  • various signals and potentials are supplied to the signal line driver circuit 203 which is separately formed, the scan line driver circuit 204 , and the pixel portion 202 , from an FPC 218 .
  • FIGS. 8B and 8C each show the example in which the signal line driver circuit 203 is formed separately and mounted on the first substrate 201 , the present invention is not limited to this structure.
  • the scan line driver circuit may be separately formed and then mounted, or only part of the signal line driver circuit or part of the scan line driver circuit may be separately formed and then mounted.
  • a method for connecting a separately formed driver circuit is not particularly limited, and a chip on glass (COG) method, a wire bonding method, a tape automated bonding (TAB) method, or the like can be used.
  • FIG. 8A shows an example in which the signal line driver circuit 203 and the scan line driver circuit 204 are mounted by a COG method.
  • FIG. 8B shows an example in which the signal line driver circuit 203 is mounted by a COG method.
  • FIG. 8C shows an example in which the signal line driver circuit 203 is mounted by a TAB method.
  • the display device includes in its category a panel in which a display element is sealed, and a module in which an IC such as a controller is mounted on the panel.
  • a display device in this specification means an image display device, a display device, or a light source (including a lighting device).
  • the display device also includes the following modules in its category: a module to which a connector such as an FPC, a TAB tape, or a TCP is attached; a module having a TAB tape or a TCP at the tip of which a printed wiring board is provided; and a module in which an IC is directly mounted on a display element by a COG method.
  • the pixel portion and the scan line driver circuit provided over the first substrate include a plurality of transistors and any of the transistors, the examples of which are described in Embodiment 1, can be applied.
  • a liquid crystal element also referred to as a liquid crystal display element
  • a light-emitting element also referred to as a light-emitting display element
  • the light-emitting element includes, in its category, an element whose luminance is controlled by a current or voltage, and specifically includes, in its category, an inorganic electroluminescent (EL) element, an organic EL element, and the like.
  • a display medium whose contrast is changed by an electric effect, such as electronic ink, can be used.
  • FIG. 9 , FIG. 10 , and FIG. 11 correspond to cross-sectional views taken along line M-N in FIG. 8B .
  • the semiconductor device includes a connection terminal electrode 215 and a terminal electrode 216 .
  • the connection terminal electrode 215 and the terminal electrode 216 are electrically connected to a terminal included in the FPC 218 through an anisotropic conductive layer 219 .
  • connection terminal electrode 215 is formed of the same conductive layer as a first electrode layer 230 .
  • the terminal electrode 216 is formed of the same conductive layer as a source electrode and a drain electrode of transistors 210 and 211 .
  • Each of the pixel portion 202 and the scan line driver circuit 204 provided over the first substrate 201 includes a plurality of transistors.
  • the transistor 210 included in the pixel portion 202 and the transistor 211 included in the scan line driver circuit 204 are shown as an example.
  • any of the transistors described in Embodiment 1 can be applied to the transistors 210 and 211 . Fluctuation in the electrical characteristics of the transistors 210 and 211 is suppressed and the transistors 210 and 211 are electrically stable. As described above, a semiconductor device with high reliability as the semiconductor devices in this embodiment in FIG. 9 , FIG. 10 , and FIG. 11 can be obtained.
  • the transistor 210 provided in the pixel portion 202 is electrically connected to the display element to form a display panel.
  • a variety of display elements can be used as the display element as long as display can be performed.
  • a liquid crystal element 213 is a display element including the first electrode layer 230 , a second electrode layer 231 , and a liquid crystal layer 208 .
  • insulating layers 232 and 233 serving as alignment layers are provided so that the liquid crystal layer 208 is interposed therebetween.
  • the second electrode layer 231 is formed on the second substrate 206 side.
  • the first electrode layer 230 and the second electrode layer 231 are stacked with the liquid crystal layer 208 interposed therebetween.
  • a spacer 235 is a columnar spacer obtained by selective etching of an insulating layer and is provided in order to control the thickness (a cell gap) of the liquid crystal layer 208 .
  • a spherical spacer may be used.
  • thermotropic liquid crystal a low-molecular liquid crystal, a high-molecular liquid crystal, a polymer dispersed liquid crystal, a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, or the like
  • a liquid crystal material exhibits a cholesteric phase, a smectic phase, a cubic phase, a chiral nematic phase, an isotropic phase, or the like depending on conditions.
  • a liquid crystal exhibiting a blue phase for which an alignment layer is unnecessary may be used.
  • a blue phase is one of liquid crystal phases generated just before a cholesteric phase changes into an isotropic phase while temperature of cholesteric liquid crystal is increased. Since the blue phase appears only in a narrow temperature range, a liquid crystal composition in which a chiral material is mixed is used for the liquid crystal layer in order to improve the temperature range.
  • the liquid crystal composition which includes a liquid crystal exhibiting a blue phase and a chiral agent has a short response time of 1 msec or less, has optical isotropy, which makes the alignment process unneeded, and has a small viewing angle dependence.
  • the specific resistivity of the liquid crystal material is 1 ⁇ 10 9 ⁇ cm or more, preferably 1 ⁇ 10 11 ⁇ cm or more, more preferably 1 ⁇ 10 12 ⁇ cm or more. Note that the specific resistivity in this specification is measured at 20° C.
  • the size of a storage capacitor provided in the liquid crystal display device is set considering the leakage current of the transistor provided in the pixel portion or the like so that charge can be held for a predetermined period. Since the transistor including a high-purity oxide semiconductor layer is used, a storage capacitor having capacitance which is 1 ⁇ 3 or less, preferably 1 ⁇ 5 or less with respect to liquid crystal capacitance of each pixel is sufficient to be provided.
  • the current in an off state (the off-state current) can be made small. Therefore, an electrical signal such as an image signal can be held for a long period, and a writing interval can be set long when the power is on. Consequently, frequency of refresh operation can be reduced, which leads to an effect of suppressing power consumption.
  • the field-effect mobility of the transistor including a highly-purified oxide semiconductor layer used in this embodiment can be high, whereby high-speed operation is possible.
  • a high-quality image can be provided.
  • a driver circuit portion and a pixel portion can be separately formed over one substrate, the number of components of the liquid crystal display device can be reduced.
  • a twisted nematic (TN) mode for the liquid crystal display device, a twisted nematic (TN) mode, an in-plane-switching (IPS) mode, a fringe field switching (FFS) mode, an axially symmetric aligned micro-cell (ASM) mode, an optical compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an antiferroelectric liquid crystal (AFLC) mode, or the like
  • TN twisted nematic
  • IPS in-plane-switching
  • FFS fringe field switching
  • ASM axially symmetric aligned micro-cell
  • OBC optical compensated birefringence
  • FLC ferroelectric liquid crystal
  • AFLC antiferroelectric liquid crystal
  • a normally black liquid crystal display device such as a transmissive liquid crystal display device utilizing a vertical alignment (VA) mode is preferable.
  • the vertical alignment mode is one of methods of controlling alignment of liquid crystal molecules of a liquid crystal display panel.
  • the vertical alignment mode is a mode in which liquid crystal molecules are aligned vertically to a panel surface when voltage is not applied. Some examples are given as the vertical alignment mode. For example, a multi-domain vertical alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an ASV mode, and the like can be given.
  • MVA multi-domain vertical alignment
  • PVA patterned vertical alignment
  • ASV mode patterned vertical alignment
  • a black matrix (a light-blocking layer), an optical member (an optical substrate) such as a polarizing member, a retardation member, or an anti-reflection member, and the like are provided as appropriate.
  • an optical member such as a polarizing member, a retardation member, or an anti-reflection member, and the like
  • circular polarization may be employed by using a polarizing substrate and a retardation substrate.
  • a backlight, a side light, or the like may be used as a light source.
  • a time-division display method (a field-sequential driving method) can be employed.
  • color display can be performed without using a color filter.
  • a progressive method, an interlace method, or the like can be employed as a display method in the pixel portion.
  • Color elements controlled in a pixel at the time of color display are not limited to three colors: R, G, and B (R, G, and B correspond to red, green, and blue respectively).
  • R, G, B, and W W corresponds to white
  • R, G, B, and one or more of yellow, cyan, magenta, and the like can be used.
  • the sizes of display regions may be different between respective dots of color elements. Note that the present invention is not limited to the application to a display device for color display but can also be applied to a display device for monochrome display.
  • a light-emitting element utilizing an EL element can be used as the display element included in the display device.
  • Light-emitting elements utilizing EL elements are classified depending on whether a light-emitting material is an organic compound or an inorganic compound. In general, the former is referred to as an organic EL element, and the latter is referred to as an inorganic EL element.
  • an organic EL element by application of voltage to a light-emitting element, electrons and holes are separately injected from a pair of electrodes into a layer containing a light-emitting organic compound, and current flows.
  • the carriers (electrons and holes) are recombined, and thus the light-emitting organic compound is excited.
  • the light-emitting organic compound returns to a ground state from the excited state, thereby emitting light. Owing to such a mechanism, such a light-emitting element is referred to as a current-excitation light-emitting element.
  • the inorganic EL elements are classified according to their element structures into a dispersion-type inorganic EL element and a thin-film inorganic EL element.
  • a dispersion-type inorganic EL element has a light-emitting layer where particles of a light-emitting material are dispersed in a binder, and its light emission mechanism is donor-acceptor recombination type light emission that utilizes a donor level and an acceptor level.
  • a thin-film inorganic EL element has a structure where a light-emitting layer is sandwiched between dielectric layers, which are further sandwiched between electrodes, and its light emission mechanism is localized type light emission that utilizes inner-shell electron transition of metal ions. Note that an example of an organic EL element as a light-emitting element is described here.
  • the light-emitting element can have any of the following structure: a top emission structure in which light is extracted through the surface opposite to the substrate; a bottom emission structure in which light is extracted through the surface on the substrate side; or a dual emission structure in which light is extracted through the surface opposite to the substrate and the surface on the substrate side.
  • FIG. 10 An example of a light-emitting device using a light-emitting element as a display element is illustrated in FIG. 10 .
  • a light-emitting element 243 which is a display element is electrically connected to the transistor 210 provided in the pixel portion 202 .
  • the structure of the light-emitting element 243 is not limited to the stacked-layer structure including the first electrode layer 230 , an electroluminescent layer 241 , and the second electrode layer 231 , which is illustrated in FIG. 10 .
  • the structure of the light-emitting element 243 can be changed as appropriate depending on a direction in which light is extracted from the light-emitting element 243 , or the like.
  • a partition wall 240 can be formed using an organic insulating material or an inorganic insulating material. It is particularly preferable that the partition wall 240 be formed using a photosensitive resin material to have an opening portion over the first electrode layer 230 so that a sidewall of the opening portion is formed as a tilted surface with continuous curvature.
  • the electroluminescent layer 241 may be formed with either a single layer or a stacked layer of a plurality of layers.
  • a protective layer may be formed over the second electrode layer 231 and the partition wall 240 in order to prevent entry of oxygen, hydrogen, moisture, carbon dioxide, or the like into the light-emitting element 243 .
  • a silicon nitride layer, a silicon nitride oxide layer, a diamond like carbon (DLC) layer, an aluminum oxide layer, an aluminum nitride layer, or the like can be formed.
  • a filler 244 is provided and tightly sealed.
  • the light-emitting element be packaged (sealed) with a protective film (such as a laminate film or an ultraviolet curable resin film) or a cover material with high air-tightness and little degasification so that the light-emitting element is not exposed to the outside air, in this manner.
  • a protective film such as a laminate film or an ultraviolet curable resin film
  • a cover material with high air-tightness and little degasification so that the light-emitting element is not exposed to the outside air, in this manner.
  • an ultraviolet curable resin or a thermosetting resin can be used as well as an inert gas such as nitrogen or argon, and polyvinyl chloride (PVC), acrylic, polyimide, an epoxy resin, a silicone resin, polyvinyl butyral (PVB), ethylene vinyl acetate (EVA), or the like can be used.
  • nitrogen may be used for the filler.
  • an optical film such as a polarizing plate, a circularly polarizing plate (including an elliptically polarizing plate), a retardation plate (a quarter-wave plate or a half-wave plate), or a color filter, may be provided as appropriate on a light-emitting surface of the light-emitting element.
  • the polarizing plate or the circularly polarizing plate may be provided with an anti-reflection layer. For example, anti-glare treatment by which reflected light can be diffused by projections and depressions on the surface so as to reduce the glare can be performed.
  • An electronic paper in which electronic ink is driven can be provided as the display device.
  • the electronic paper is also called an electrophoretic display device (electrophoretic display) and has advantages in that it has the same level of readability as regular paper, it has less power consumption than other display devices, and it can be set to have a thin and light form.
  • An electrophoretic display device can have various modes.
  • An electrophoretic display device contains a plurality of microcapsules dispersed in a solvent or a solute, each microcapsule containing first particles which are positively charged and second particles which are negatively charged. By applying an electric field to the microcapsules, the particles in the microcapsules move in opposite directions to each other and only the color of the particles gathering on one side is displayed. Note that the first particles and the second particles each contain pigment and do not move without an electric field. Moreover, the first particles and the second particles have different colors (which may be colorless).
  • an electrophoretic display device is a display that utilizes a so-called dielectrophoretic effect by which a substance having a high dielectric constant moves to a high-electric field region.
  • a solution in which the above microcapsules are dispersed in a solvent is referred to as electronic ink
  • This electronic ink can be printed on a surface of glass, plastic, cloth, paper, or the like. Furthermore, by using a color filter or particles that have a pigment, color display can also be achieved.
  • first particles and the second particles in the microcapsules may each be formed of a single material selected from a conductive material, an insulating material, a semiconductor material, a magnetic material, a liquid crystal material, a ferroelectric material, an electroluminescent material, an electrochromic material, and a magnetophoretic material, or formed of a composite material of any of these.
  • the twisting ball display method refers to a method in which spherical particles each colored in white and black are arranged between a first electrode layer and a second electrode layer which are electrode layers used for a display element, and a potential difference is generated between the first electrode layer and the second electrode layer to control orientation of the spherical particles, so that display is performed.
  • FIG. 11 shows an active matrix electronic paper as one embodiment of a semiconductor device.
  • the electronic paper in FIG. 11 is an example of a display device using a twisting ball display method.
  • spherical particles 253 each of which includes a black region 255 a, a white region 255 b, and a cavity 252 around the regions which is filled with liquid, are provided.
  • a space around the spherical particles 253 is filled with a filler 254 such as a resin.
  • the second electrode layer 231 corresponds to a common electrode (counter electrode).
  • the second electrode layer 231 is electrically connected to a common potential line.
  • a flexible substrate as well as a glass substrate can be used as the first substrate 201 and the second substrate 206 .
  • a plastic substrate having light-transmitting properties can be used.
  • a fiberglass-reinforced plastics (FRP) plate, a polyvinyl fluoride (PVF) film, a polyester film, or an acrylic resin film can be used.
  • FRP fiberglass-reinforced plastics
  • PVF polyvinyl fluoride
  • polyester film a polyester film
  • acrylic resin film acrylic resin film
  • a sheet with a structure in which an aluminum foil is sandwiched between PVF films or polyester films can also be used.
  • An insulating layer 221 can be formed using an organic insulating material or an inorganic insulating material.
  • an organic insulating material having heat resistance such as an acrylic resin, a polyimide, a benzocyclobutene-based resin, a polyamide, or an epoxy resin is preferably used as a planarizing insulating layer.
  • a low-dielectric constant material a low-k material
  • a siloxane-based resin phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), or the like.
  • the insulating layer 221 may be formed by stacking a plurality of insulating layers formed of these materials.
  • the method for forming the insulating layer 221 can be formed, depending on a material thereof, by a sputtering method, a spin coating method, a dipping method, a spray coating method, a droplet discharging method (e.g., an ink jet method, a screen printing method, or an offset printing method), a roll coating method, a curtain coating method, a knife coating method, or the like.
  • a sputtering method e.g., a spin coating method, a dipping method, a spray coating method, a droplet discharging method (e.g., an ink jet method, a screen printing method, or an offset printing method), a roll coating method, a curtain coating method, a knife coating method, or the like.
  • the display device performs display by transmitting light from a light source or a display element.
  • the substrates and the thin films such as insulating layers and conductive layers provided in the pixel portion where light is transmitted have light-transmitting properties with respect to light in the visible-light wavelength range.
  • the first electrode layer 230 and the second electrode layer 231 (each of which may be called a pixel electrode layer, a common electrode layer, a counter electrode layer, or the like) for applying voltage to the display element may have light-transmitting properties or light-reflecting properties, which depends on the direction in which light is extracted, the position where the electrode layer is provided, and the pattern structure of the electrode layer.
  • a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide (hereinafter referred to as ITO), indium zinc oxide, or indium tin oxide to which silicon oxide is added, can be used for the first electrode layer 230 and the second electrode layer 231 .
  • the first electrode layer 230 and the second electrode layer 231 can be formed using one kind or plural kinds selected from metal such as tungsten (W), molybdenum (Mo), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), cobalt (Co), nickel (Ni), titanium (Ti), platinum (Pt), aluminum (Al), copper (Cu), or silver (Ag); an alloy thereof; and a nitride thereof.
  • metal such as tungsten (W), molybdenum (Mo), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), cobalt (Co), nickel (Ni), titanium (Ti), platinum (Pt), aluminum (Al), copper (Cu), or silver (Ag); an alloy thereof; and a nitride thereof.
  • a conductive composition containing a conductive high molecule can be used for the first electrode layer 230 and the second electrode layer 231 .
  • a conductive high molecule also referred to as a conductive polymer
  • a so-called ⁇ -electron conjugated conductive polymer can be used.
  • polyaniline or a derivative thereof, polypyrrole or a derivative thereof, polythiophene or a derivative thereof, and a copolymer of two or more of aniline, pyrrole, and thiophene or a derivative thereof can be given.
  • a protective circuit for protecting the driver circuit is preferably provided.
  • the protective circuit is preferably formed using a nonlinear element.
  • the transistors described in Embodiment 1 can be applied to not only semiconductor devices having the display functions described above but also semiconductor devices having a variety of functions, such as a power device which is mounted on a power supply circuit, a semiconductor integrated circuit such as an LSI, and a semiconductor device having an image sensor function of reading information of an object.
  • a semiconductor device which is one embodiment of the present invention can be applied to a variety of electronic appliances (including game machines).
  • electronic appliances are a television set (also referred to as a television or a television receiver), a monitor of a computer or the like, a camera such as a digital camera or a digital video camera, a digital photo frame, a mobile phone handset (also referred to as a mobile phone or a mobile phone device), a portable game machine, a portable information terminal, an audio reproducing device, a large-sized game machine such as a pachinko machine, and the like.
  • Examples of electronic appliances each including the semiconductor device described in the above embodiment are described.
  • FIG. 12A illustrates a laptop personal computer, which includes a main body 301 , a housing 302 , a display portion 303 , a keyboard 304 , and the like.
  • the laptop personal computer can have high reliability.
  • FIG. 12B illustrates a portable information terminal (PDA) which includes a display portion 313 , an external interface 315 , an operation button 314 , and the like in a main body 311 .
  • a stylus 312 is included as an accessory for operation.
  • the portable information terminal (PDA) can have higher reliability.
  • FIG. 12C illustrates an example of an e-book reader.
  • an e-book reader 320 includes two housings, a housing 321 and a housing 322 .
  • the housing 321 and the housing 322 are combined with a hinge 325 so that the e-book reader 320 can be opened and closed with the hinge 325 as an axis.
  • the e-book reader 320 can operate like a paper book.
  • a display portion 323 and a display portion 324 are incorporated in the housing 321 and the housing 322 , respectively.
  • the display portion 323 and the display portion 324 may display one image or different images.
  • the display portion 323 and the display portion 324 display different images, for example, text can be displayed on a display portion on the right side (the display portion 323 in FIG. 12C ) and graphics can be displayed on a display portion on the left side (the display portion 324 in FIG. 12C ).
  • the e-book reader 320 can have high reliability.
  • FIG. 12C illustrates an example in which the housing 321 is provided with an operation portion and the like.
  • the housing 321 is provided with a power switch 326 , operation keys 327 , a speaker 328 , and the like.
  • the operation key 327 pages can be turned.
  • a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided.
  • an external connection terminal an earphone terminal, a USB terminal, or the like
  • a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing.
  • the e-book reader 320 may have a function of an electronic dictionary.
  • the e-book reader 320 may have a configuration capable of wirelessly transmitting and receiving data. Through wireless communication, desired book data or the like can be purchased and downloaded from an e-book server.
  • FIG. 12D illustrates a mobile phone, which includes two housings, a housing 330 and a housing 331 .
  • the housing 331 includes a display panel 332 , a speaker 333 , a microphone 334 , a pointing device 336 , a camera lens 337 , an external connection terminal 338 , and the like.
  • the housing 330 includes a solar cell 340 having a function of charge of the portable information terminal, an external memory slot 341 , and the like.
  • an antenna is incorporated in the housing 331 .
  • the display panel 332 is provided with a touch panel.
  • a plurality of operation keys 335 which are displayed as images is illustrated by dashed lines in FIG. 12D . Note that a boosting circuit by which a voltage output from the solar cell 340 is increased to be sufficiently high for each circuit is also included.
  • the display orientation can be changed as appropriate depending on a usage pattern.
  • the mobile phone is provided with the camera lens 337 on the same surface as the display panel 332 , and thus it can be used as a video phone.
  • the speaker 333 and the microphone 334 can be used for videophone calls, recording and playing sound, and the like as well as voice calls.
  • the housings 330 and 331 in a state where they are opened as illustrated in FIG. 12D can be slid so that one overlaps the other; therefore, the size of the mobile phone can be reduced, which makes the mobile phone suitable for being carried.
  • the external connection terminal 338 can be connected to an AC adapter and various types of cables such as a USB cable, and charging and data communication with a personal computer are possible. Moreover, a larger amount of data can be saved and moved by inserting a recording medium to the external memory slot 341 .
  • an infrared communication function may be provided.
  • FIG. 12E illustrates a digital video camera which includes a main body 351 , a display portion (A) 357 , an eyepiece 353 , an operation switch 354 , a display portion (B) 355 , a battery 356 , and the like.
  • the digital video camera can have high reliability.
  • FIG. 12F illustrates an example of a television set.
  • a display portion 363 is incorporated in a housing 361 .
  • the display portion 363 can display images.
  • the housing 361 is supported by a stand 365 .
  • the television set 360 can have high reliability.
  • the television set 360 can be operated by an operation switch of the housing 361 or a separate remote controller. Further, the remote controller may be provided with a display portion for displaying data output from the remote controller.
  • the television set 360 is provided with a receiver, a modem, and the like. With the use of the receiver, general television broadcasting can be received. Furthermore, when the television set is connected to a communication network with or without wires via the modem, one-way (from a sender to a receiver) or two-way (between a sender and a receiver or between receivers) information communication can be performed.
  • FIG. 13 illustrates a structure of the transistor of this example.
  • the transistor 510 in FIG. 13 includes a base insulating layer 502 provided over a substrate 500 , an oxide semiconductor layer 506 , a source electrode 508 a and a drain electrode 508 b, a gate insulating layer 512 provided over the source electrode 508 a and the drain electrode 508 b, a gate electrode 514 provided over the gate insulating layer 512 , a protective insulating layer 516 provided over the gate electrode 514 , and a source wiring 518 a and a drain wiring 518 b connected to the source electrode 508 a and the drain electrode 508 b, respectively, with the protective insulating layer 516 interposed therebetween.
  • a 0.7-mm-thick glass substrate was used as the substrate 500 , a 300-nm-thick silicon oxide layer was formed as the base insulating layer 502 , a 30-nm-thick In—Ga—Zn—O-based non-single-crystal layer was formed as the oxide semiconductor layer 506 , a 100-nm-thick tungsten layer was formed as the source electrode 508 a and the drain electrode 508 b, a 20-nm-thick silicon oxynitride layer was formed as the gate insulating layer 512 , a stack of a 30-nm-thick tantalum nitride layer and a 370-nm-thick tungsten layer was formed as the gate electrode 514 , a 300-nm-thick silicon oxide layer was formed as the protective insulating layer 516 , and a stack of a 50-nm-thick titanium layer, a 100-nm-thick aluminum layer, and a 5-n
  • a 300-nm-thick silicon oxide layer was used as the base insulating layer 502 , whereby fluctuation in the threshold voltage and fluctuation in the threshold voltage after a BT test were reduced.
  • capacitance per unit area was 1.3 ⁇ 10 ⁇ 4 F/m 2 .
  • the formation conditions of the oxide semiconductor layer 506 in the transistor of this example were as follows.
  • heat treatment was performed at 350° C. in a nitrogen atmosphere for an hour using a resistance heating furnace.
  • FIG. 14 shows drain current (Ids)-gate voltage (Vgs) measurement results in the transistor of this example.
  • the measurement was performed at 25 points on a substrate surface.
  • the measurement results at the 25 points are shown in FIG. 14 together.
  • the channel length L is 2 ⁇ m
  • the channel width W is 50 ⁇ m. Note that the voltage Vds between the source electrode and the drain electrode of the transistor was set to 3 V.
  • the transistor on which the BT test is performed has a channel length L of 3 ⁇ m and a channel width W of 50 ⁇ m.
  • the substrate temperature was set to 25° C. and the voltage Vds of the source electrode and the drain electrode was set to 3 V to perform the Ids-Vgs measurement of the transistor.
  • the substrate stage temperature was set to 150° C., and the source electrode and the drain electrode of the transistor were set to 0 V and 0.1 V, respectively. Then, a negative voltage was applied to the gate electrode so that electric-field intensity applied to the gate insulating layer was 2 MV/cm, and the above conditions were kept for an hour. Next, the voltage of the gate electrode was set to 0 V. After that, the substrate temperature was set to 25° C. and the voltage Vds of the source electrode and the drain electrode was set to 3 V to perform the Ids-Vgs measurement of the transistor.
  • FIG. 15A shows the Ids-Vgs measurement results before and after the BT test.
  • a thin line 522 shows the Ids-Vgs measurement results before the BT test
  • a thick line 524 shows the Ids-Vgs measurement results after the BT test. It is found that the threshold voltage fluctuates in a negative direction by 0.07 V after the BT test, as compared to the measurement results before the BT test.
  • the substrate temperature was set to 25° C. and the voltage Vds of the source electrode and the drain electrode was set to 3 V to perform the Ids-Vgs measurement of the transistor.
  • the channel length L of the transistor is 3 ⁇ m, and the channel width W thereof is 50 ⁇ m.
  • the substrate stage temperature was set to 150° C., and the source electrode and the drain electrode of the transistor were set to 0 V and 0.1 V, respectively. Then, a positive voltage was applied to the gate electrode so that electric-field intensity applied to the gate insulating layer was 2 MV/cm, and the above conditions were kept for an hour. Next, the voltage of the gate electrode was set to 0 V. After that, the substrate temperature was set to 25° C. and the voltage Vds of the source electrode and the drain electrode was set to 3 V to perform the Ids-Vgs measurement of the transistor.
  • FIG. 15B shows the Ids-Vgs measurement results before and after the BT test.
  • a thin line 532 shows the Ids-Vgs measurement results before the BT test
  • a thick line 534 shows the Ids-Vgs measurement results after the BT test. It is found that the threshold voltage fluctuates in a positive direction by 0.19 V after the BT test, as compared to the measurement results before the BT test.
  • the transistor of this example has small variation in the threshold voltage of the substrate surface and small fluctuation in the threshold voltage between before and after a BT test.

Landscapes

  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)
US13/110,245 2010-05-21 2011-05-18 Semiconductor device Abandoned US20110284847A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/281,031 US9577108B2 (en) 2010-05-21 2014-05-19 Semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010-117743 2010-05-21
JP2010117743 2010-05-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/281,031 Continuation US9577108B2 (en) 2010-05-21 2014-05-19 Semiconductor device

Publications (1)

Publication Number Publication Date
US20110284847A1 true US20110284847A1 (en) 2011-11-24

Family

ID=44971757

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/110,245 Abandoned US20110284847A1 (en) 2010-05-21 2011-05-18 Semiconductor device
US14/281,031 Active 2031-07-16 US9577108B2 (en) 2010-05-21 2014-05-19 Semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/281,031 Active 2031-07-16 US9577108B2 (en) 2010-05-21 2014-05-19 Semiconductor device

Country Status (4)

Country Link
US (2) US20110284847A1 (enExample)
JP (5) JP5797932B2 (enExample)
TW (1) TWI524519B (enExample)
WO (1) WO2011145633A1 (enExample)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8476719B2 (en) 2010-05-21 2013-07-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US8525304B2 (en) 2010-05-21 2013-09-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8748889B2 (en) 2010-07-27 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US8884294B2 (en) 2010-06-11 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9263589B2 (en) 2010-05-21 2016-02-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
EP2804207B1 (en) * 2012-01-13 2018-10-31 Boe Technology Group Co. Ltd. Method for manufacturing tft array substrate
JP2019176193A (ja) * 2012-04-05 2019-10-10 株式会社半導体エネルギー研究所 半導体装置
US11437523B2 (en) 2012-04-06 2022-09-06 Semiconductor Energy Laboratory Co., Ltd. Insulating film, method for manufacturing semiconductor device, and semiconductor device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8941113B2 (en) * 2012-03-30 2015-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element, semiconductor device, and manufacturing method of semiconductor element
JP2014192264A (ja) * 2013-03-26 2014-10-06 Nippon Hoso Kyokai <Nhk> 薄膜トランジスタの製造方法
WO2019106896A1 (ja) * 2017-11-28 2019-06-06 Ａｇｃ株式会社 薄膜トランジスタ
CN113711378A (zh) * 2019-04-25 2021-11-26 Ａｇｃ株式会社 纳米粒子的集合体、纳米粒子的分散液、油墨、薄膜、有机发光二极管和纳米粒子的集合体的制造方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56116627A (en) * 1980-02-20 1981-09-12 Chiyou Lsi Gijutsu Kenkyu Kumiai Thin film semiconductor device
US20060270175A1 (en) * 2005-05-31 2006-11-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing antenna and method for manufacturing semiconductor device
US20080057618A1 (en) * 2006-08-30 2008-03-06 Semiconductor Energy Laboratory Co., Ltd. Method for Manufacturing Semiconductor Device
US7453065B2 (en) * 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
JP2009016469A (ja) * 2007-07-03 2009-01-22 Mitsubishi Electric Corp 半導体装置およびその製造方法
US20100102312A1 (en) * 2008-10-24 2010-04-29 Shunpei Yamazaki Oxide semiconductor, thin film transistor, and display device
US20100304528A1 (en) * 2009-06-02 2010-12-02 Kim Dae-Won Method of fabricating oxide thin film transistor

Family Cites Families (148)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198861A (ja) 1984-03-23 1985-10-08 Fujitsu Ltd 薄膜トランジスタ
JPH0244256B2 (ja) 1987-01-28 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn2o5deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPS63210023A (ja) 1987-02-24 1988-08-31 Natl Inst For Res In Inorg Mater ＩｎＧａＺｎ↓４Ｏ↓７で示される六方晶系の層状構造を有する化合物およびその製造法
JPH0244260B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn5o8deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244258B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn3o6deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244262B2 (ja) 1987-02-27 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn6o9deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244263B2 (ja) 1987-04-22 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn7o10deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH05251705A (ja) 1992-03-04 1993-09-28 Fuji Xerox Co Ltd 薄膜トランジスタ
JP3479375B2 (ja) 1995-03-27 2003-12-15 科学技術振興事業団 亜酸化銅等の金属酸化物半導体による薄膜トランジスタとｐｎ接合を形成した金属酸化物半導体装置およびそれらの製造方法
WO1997006554A2 (en) 1995-08-03 1997-02-20 Philips Electronics N.V. Semiconductor device provided with transparent switching element
JP3299871B2 (ja) 1995-10-11 2002-07-08 シャープ株式会社 液晶表示装置およびその製造方法
JPH09172182A (ja) * 1995-12-18 1997-06-30 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP3625598B2 (ja) 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
JP3919900B2 (ja) * 1997-09-19 2007-05-30 株式会社半導体エネルギー研究所 液晶表示装置およびその作製方法
JP4170454B2 (ja) 1998-07-24 2008-10-22 Ｈｏｙａ株式会社 透明導電性酸化物薄膜を有する物品及びその製造方法
JP4450900B2 (ja) * 1998-10-06 2010-04-14 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6656779B1 (en) * 1998-10-06 2003-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor apparatus having semiconductor circuits made of semiconductor devices, and method of manufacture thereof
JP2000150861A (ja) 1998-11-16 2000-05-30 Tdk Corp 酸化物薄膜
JP3276930B2 (ja) 1998-11-17 2002-04-22 科学技術振興事業団 トランジスタ及び半導体装置
JP2000275678A (ja) * 1999-03-26 2000-10-06 Matsushita Electric Ind Co Ltd 薄膜半導体装置およびその製造方法
TW460731B (en) 1999-09-03 2001-10-21 Ind Tech Res Inst Electrode structure and production method of wide viewing angle LCD
JP4089858B2 (ja) 2000-09-01 2008-05-28 国立大学法人東北大学 半導体デバイス
KR20020038482A (ko) 2000-11-15 2002-05-23 모리시타 요이찌 박막 트랜지스터 어레이, 그 제조방법 및 그것을 이용한표시패널
JP3997731B2 (ja) 2001-03-19 2007-10-24 富士ゼロックス株式会社 基材上に結晶性半導体薄膜を形成する方法
JP2002289859A (ja) 2001-03-23 2002-10-04 Minolta Co Ltd 薄膜トランジスタ
JP4090716B2 (ja) 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP3925839B2 (ja) 2001-09-10 2007-06-06 シャープ株式会社 半導体記憶装置およびその試験方法
US7061014B2 (en) 2001-11-05 2006-06-13 Japan Science And Technology Agency Natural-superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film
JP4164562B2 (ja) 2002-09-11 2008-10-15 独立行政法人科学技術振興機構 ホモロガス薄膜を活性層として用いる透明薄膜電界効果型トランジスタ
JP4083486B2 (ja) 2002-02-21 2008-04-30 独立行政法人科学技術振興機構 ＬｎＣｕＯ（Ｓ，Ｓｅ，Ｔｅ）単結晶薄膜の製造方法
US7049190B2 (en) 2002-03-15 2006-05-23 Sanyo Electric Co., Ltd. Method for forming ZnO film, method for forming ZnO semiconductor layer, method for fabricating semiconductor device, and semiconductor device
JP3933591B2 (ja) 2002-03-26 2007-06-20 淳二 城戸 有機エレクトロルミネッセント素子
US7339187B2 (en) 2002-05-21 2008-03-04 State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University Transistor structures
JP2004022625A (ja) 2002-06-13 2004-01-22 Murata Mfg Co Ltd 半導体デバイス及び該半導体デバイスの製造方法
US7105868B2 (en) 2002-06-24 2006-09-12 Cermet, Inc. High-electron mobility transistor with zinc oxide
US7067843B2 (en) 2002-10-11 2006-06-27 E. I. Du Pont De Nemours And Company Transparent oxide semiconductor thin film transistors
JP4166105B2 (ja) 2003-03-06 2008-10-15 シャープ株式会社 半導体装置およびその製造方法
JP2004273732A (ja) 2003-03-07 2004-09-30 Sharp Corp アクティブマトリクス基板およびその製造方法
JP4141309B2 (ja) * 2003-04-15 2008-08-27 シャープ株式会社 半導体装置およびその製造方法
JP2004327649A (ja) * 2003-04-24 2004-11-18 Nec Corp 半導体装置、薄膜トランジスタおよび半導体装置の製造方法
JP4108633B2 (ja) 2003-06-20 2008-06-25 シャープ株式会社 薄膜トランジスタおよびその製造方法ならびに電子デバイス
JP2005057238A (ja) * 2003-07-22 2005-03-03 Seiko Epson Corp 電子デバイスの製造方法、半導体装置の製造方法
US7262463B2 (en) 2003-07-25 2007-08-28 Hewlett-Packard Development Company, L.P. Transistor including a deposited channel region having a doped portion
US7145174B2 (en) 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
US7297977B2 (en) 2004-03-12 2007-11-20 Hewlett-Packard Development Company, L.P. Semiconductor device
KR101019337B1 (ko) 2004-03-12 2011-03-07 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 아몰퍼스 산화물 및 박막 트랜지스터
US7282782B2 (en) 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
US7211825B2 (en) 2004-06-14 2007-05-01 Yi-Chi Shih Indium oxide-based thin film transistors and circuits
JP2006100760A (ja) 2004-09-02 2006-04-13 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US7285501B2 (en) 2004-09-17 2007-10-23 Hewlett-Packard Development Company, L.P. Method of forming a solution processed device
US7298084B2 (en) 2004-11-02 2007-11-20 3M Innovative Properties Company Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes
JP5126729B2 (ja) 2004-11-10 2013-01-23 キヤノン株式会社 画像表示装置
CN101057333B (zh) 2004-11-10 2011-11-16 佳能株式会社 发光器件
US7791072B2 (en) 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
CA2585190A1 (en) 2004-11-10 2006-05-18 Canon Kabushiki Kaisha Amorphous oxide and field effect transistor
US7829444B2 (en) 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
CN101057338B (zh) 2004-11-10 2011-03-16 佳能株式会社 采用无定形氧化物的场效应晶体管
US7863611B2 (en) 2004-11-10 2011-01-04 Canon Kabushiki Kaisha Integrated circuits utilizing amorphous oxides
US7579224B2 (en) 2005-01-21 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film semiconductor device
TWI472037B (zh) 2005-01-28 2015-02-01 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
TWI569441B (zh) 2005-01-28 2017-02-01 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
US7393761B2 (en) 2005-01-31 2008-07-01 Tokyo Electron Limited Method for fabricating a semiconductor device
US7858451B2 (en) 2005-02-03 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
US7948171B2 (en) 2005-02-18 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20060197092A1 (en) 2005-03-03 2006-09-07 Randy Hoffman System and method for forming conductive material on a substrate
US8681077B2 (en) 2005-03-18 2014-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and display device, driving method and electronic apparatus thereof
WO2006105077A2 (en) 2005-03-28 2006-10-05 Massachusetts Institute Of Technology Low voltage thin film transistor with high-k dielectric material
US7645478B2 (en) 2005-03-31 2010-01-12 3M Innovative Properties Company Methods of making displays
US8300031B2 (en) 2005-04-20 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element
JP2006324368A (ja) * 2005-05-18 2006-11-30 Dainippon Printing Co Ltd 薄膜トランジスタ搭載パネル及びその製造方法
JP2006344849A (ja) 2005-06-10 2006-12-21 Casio Comput Co Ltd 薄膜トランジスタ
US7691666B2 (en) 2005-06-16 2010-04-06 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7402506B2 (en) 2005-06-16 2008-07-22 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7507618B2 (en) 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
KR100711890B1 (ko) 2005-07-28 2007-04-25 삼성에스디아이 주식회사 유기 발광표시장치 및 그의 제조방법
JP2007059128A (ja) 2005-08-23 2007-03-08 Canon Inc 有機ｅｌ表示装置およびその製造方法
JP2007073705A (ja) 2005-09-06 2007-03-22 Canon Inc 酸化物半導体チャネル薄膜トランジスタおよびその製造方法
JP4280736B2 (ja) 2005-09-06 2009-06-17 キヤノン株式会社 半導体素子
JP4850457B2 (ja) 2005-09-06 2012-01-11 キヤノン株式会社 薄膜トランジスタ及び薄膜ダイオード
JP5116225B2 (ja) 2005-09-06 2013-01-09 キヤノン株式会社 酸化物半導体デバイスの製造方法
EP1998374A3 (en) 2005-09-29 2012-01-18 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device having oxide semiconductor layer and manufacturing method thereof
JP5037808B2 (ja) 2005-10-20 2012-10-03 キヤノン株式会社 アモルファス酸化物を用いた電界効果型トランジスタ、及び該トランジスタを用いた表示装置
KR101358954B1 (ko) 2005-11-15 2014-02-06 가부시키가이샤 한도오따이 에네루기 켄큐쇼 다이오드 및 액티브 매트릭스 표시장치
TWI292281B (en) 2005-12-29 2008-01-01 Ind Tech Res Inst Pixel structure of active organic light emitting diode and method of fabricating the same
US7867636B2 (en) 2006-01-11 2011-01-11 Murata Manufacturing Co., Ltd. Transparent conductive film and method for manufacturing the same
JP4977478B2 (ja) 2006-01-21 2012-07-18 三星電子株式会社 ＺｎＯフィルム及びこれを用いたＴＦＴの製造方法
US7576394B2 (en) 2006-02-02 2009-08-18 Kochi Industrial Promotion Center Thin film transistor including low resistance conductive thin films and manufacturing method thereof
US7977169B2 (en) 2006-02-15 2011-07-12 Kochi Industrial Promotion Center Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof
JP2007250982A (ja) 2006-03-17 2007-09-27 Canon Inc 酸化物半導体を用いた薄膜トランジスタ及び表示装置
KR20070101595A (ko) 2006-04-11 2007-10-17 삼성전자주식회사 ＺｎＯ ＴＦＴ
US20070252928A1 (en) 2006-04-28 2007-11-01 Toppan Printing Co., Ltd. Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof
JP5028033B2 (ja) 2006-06-13 2012-09-19 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4999400B2 (ja) 2006-08-09 2012-08-15 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4609797B2 (ja) 2006-08-09 2011-01-12 Ｎｅｃ液晶テクノロジー株式会社 薄膜デバイス及びその製造方法
JP5216276B2 (ja) * 2006-08-30 2013-06-19 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4332545B2 (ja) 2006-09-15 2009-09-16 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
JP4274219B2 (ja) 2006-09-27 2009-06-03 セイコーエプソン株式会社 電子デバイス、有機エレクトロルミネッセンス装置、有機薄膜半導体装置
JP5164357B2 (ja) 2006-09-27 2013-03-21 キヤノン株式会社 半導体装置及び半導体装置の製造方法
US7622371B2 (en) 2006-10-10 2009-11-24 Hewlett-Packard Development Company, L.P. Fused nanocrystal thin film semiconductor and method
JP2008112909A (ja) * 2006-10-31 2008-05-15 Kochi Prefecture Sangyo Shinko Center 薄膜半導体装置及びその製造方法
US7772021B2 (en) 2006-11-29 2010-08-10 Samsung Electronics Co., Ltd. Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays
JP2008140684A (ja) 2006-12-04 2008-06-19 Toppan Printing Co Ltd カラーｅｌディスプレイおよびその製造方法
KR101303578B1 (ko) 2007-01-05 2013-09-09 삼성전자주식회사 박막 식각 방법
US8207063B2 (en) 2007-01-26 2012-06-26 Eastman Kodak Company Process for atomic layer deposition
KR100851215B1 (ko) 2007-03-14 2008-08-07 삼성에스디아이 주식회사 박막 트랜지스터 및 이를 이용한 유기 전계 발광표시장치
US7795613B2 (en) 2007-04-17 2010-09-14 Toppan Printing Co., Ltd. Structure with transistor
KR101325053B1 (ko) 2007-04-18 2013-11-05 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
KR20080094300A (ko) 2007-04-19 2008-10-23 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 박막 트랜지스터를포함하는 평판 디스플레이
KR101334181B1 (ko) 2007-04-20 2013-11-28 삼성전자주식회사 선택적으로 결정화된 채널층을 갖는 박막 트랜지스터 및 그제조 방법
WO2008133345A1 (en) 2007-04-25 2008-11-06 Canon Kabushiki Kaisha Oxynitride semiconductor
JP5043499B2 (ja) * 2007-05-02 2012-10-10 財団法人高知県産業振興センター 電子素子及び電子素子の製造方法
KR101345376B1 (ko) 2007-05-29 2013-12-24 삼성전자주식회사 ＺｎＯ 계 박막 트랜지스터 및 그 제조방법
JP2009065012A (ja) 2007-09-07 2009-03-26 Konica Minolta Holdings Inc 薄膜トランジスタ
JP2009099847A (ja) * 2007-10-18 2009-05-07 Canon Inc 薄膜トランジスタとその製造方法及び表示装置
JP5268132B2 (ja) * 2007-10-30 2013-08-21 富士フイルム株式会社 酸化物半導体素子とその製造方法、薄膜センサおよび電気光学装置
JP5213422B2 (ja) 2007-12-04 2013-06-19 キヤノン株式会社 絶縁層を有する酸化物半導体素子およびそれを用いた表示装置
CN103258857B (zh) 2007-12-13 2016-05-11 出光兴产株式会社 使用了氧化物半导体的场效应晶体管及其制造方法
US8202365B2 (en) 2007-12-17 2012-06-19 Fujifilm Corporation Process for producing oriented inorganic crystalline film, and semiconductor device using the oriented inorganic crystalline film
US20090278120A1 (en) * 2008-05-09 2009-11-12 Korea Institute Of Science And Technology Thin Film Transistor
KR101496148B1 (ko) 2008-05-15 2015-02-27 삼성전자주식회사 반도체소자 및 그 제조방법
JP5403390B2 (ja) 2008-05-16 2014-01-29 出光興産株式会社 インジウム、ガリウム及び亜鉛を含む酸化物
US8053253B2 (en) * 2008-06-06 2011-11-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP5510767B2 (ja) * 2008-06-19 2014-06-04 出光興産株式会社 薄膜トランジスタおよびその製造方法
JP5430248B2 (ja) 2008-06-24 2014-02-26 富士フイルム株式会社 薄膜電界効果型トランジスタおよび表示装置
KR100963026B1 (ko) * 2008-06-30 2010-06-10 삼성모바일디스플레이주식회사 박막 트랜지스터, 그의 제조 방법 및 박막 트랜지스터를구비하는 평판 표시 장치
JP5608347B2 (ja) 2008-08-08 2014-10-15 株式会社半導体エネルギー研究所 半導体装置及び半導体装置の作製方法
JP5480554B2 (ja) * 2008-08-08 2014-04-23 株式会社半導体エネルギー研究所 半導体装置
US9082857B2 (en) 2008-09-01 2015-07-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising an oxide semiconductor layer
JP5627071B2 (ja) 2008-09-01 2014-11-19 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5258467B2 (ja) 2008-09-11 2013-08-07 富士フイルム株式会社 薄膜電界効果型トランジスタおよびそれを用いた表示装置
JP2010073733A (ja) * 2008-09-16 2010-04-02 Fujifilm Corp トランジスタ基板及び有機エレクトロルミネッセンス表示装置
WO2010032602A1 (en) * 2008-09-18 2010-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP4623179B2 (ja) 2008-09-18 2011-02-02 ソニー株式会社 薄膜トランジスタおよびその製造方法
JP5515266B2 (ja) * 2008-09-30 2014-06-11 大日本印刷株式会社 ディスプレイ用薄膜トランジスタ基板及びその製造方法
JP5451280B2 (ja) 2008-10-09 2014-03-26 キヤノン株式会社 ウルツ鉱型結晶成長用基板およびその製造方法ならびに半導体装置
JP2010093172A (ja) * 2008-10-10 2010-04-22 Fujifilm Corp 封止デバイス
CN102187467A (zh) 2008-10-23 2011-09-14 出光兴产株式会社 薄膜晶体管及其制造方法
WO2011002046A1 (en) 2009-06-30 2011-01-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
WO2011004723A1 (en) 2009-07-10 2011-01-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method the same
CN102576735B (zh) 2009-09-30 2016-01-20 大日本印刷株式会社 挠性装置用基板、挠性装置用薄膜晶体管基板、挠性装置、薄膜元件用基板、薄膜元件、薄膜晶体管、薄膜元件用基板的制造方法、薄膜元件的制造方法及薄膜晶体管的制造方法
JP5732740B2 (ja) * 2009-09-30 2015-06-10 大日本印刷株式会社 フレキシブルデバイス用薄膜トランジスタ基板およびフレキシブルデバイス
JP5448960B2 (ja) * 2010-03-23 2014-03-19 富士フイルム株式会社 薄膜トランジスタ基板並びにそれを備えた表示装置及び電磁波センサ
JP5708910B2 (ja) * 2010-03-30 2015-04-30 ソニー株式会社 薄膜トランジスタおよびその製造方法、並びに表示装置
JP2012124446A (ja) 2010-04-07 2012-06-28 Kobe Steel Ltd 薄膜トランジスタの半導体層用酸化物およびスパッタリングターゲット、並びに薄膜トランジスタ
WO2011145634A1 (en) 2010-05-21 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101872927B1 (ko) 2010-05-21 2018-06-29 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
CN102906882B (zh) 2010-05-21 2015-11-25 株式会社半导体能源研究所 半导体装置及其制造方法
DE112011101969B4 (de) 2010-06-11 2018-05-09 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung und Verfahren zum Herstellen derselben

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56116627A (en) * 1980-02-20 1981-09-12 Chiyou Lsi Gijutsu Kenkyu Kumiai Thin film semiconductor device
US7453065B2 (en) * 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
US20060270175A1 (en) * 2005-05-31 2006-11-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing antenna and method for manufacturing semiconductor device
US20080057618A1 (en) * 2006-08-30 2008-03-06 Semiconductor Energy Laboratory Co., Ltd. Method for Manufacturing Semiconductor Device
JP2009016469A (ja) * 2007-07-03 2009-01-22 Mitsubishi Electric Corp 半導体装置およびその製造方法
US20100102312A1 (en) * 2008-10-24 2010-04-29 Shunpei Yamazaki Oxide semiconductor, thin film transistor, and display device
US20100304528A1 (en) * 2009-06-02 2010-12-02 Kim Dae-Won Method of fabricating oxide thin film transistor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Bugg, Electronics:Circuits, Amplifiers and Gates, 2 ed., p.47. *
Groner et al., "Electrical characterization of thin Al2O3 films grown by atomic layer deposition on silicon and various metal substrates," Thin Solid Films, Volume 413, Issues 1-2, 24 June 2002, Pages 186-197, ISSN 0040-6090, http://dx.doi.org/10.1016/S0040-6090(02)00438-8. *

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9263589B2 (en) 2010-05-21 2016-02-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8525304B2 (en) 2010-05-21 2013-09-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9396939B2 (en) 2010-05-21 2016-07-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8476719B2 (en) 2010-05-21 2013-07-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US8999811B2 (en) 2010-05-21 2015-04-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9276129B2 (en) 2010-06-11 2016-03-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device in which oxygen deficiency in semiconductor is reduced and method for manufacturing the same
US8884294B2 (en) 2010-06-11 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8748889B2 (en) 2010-07-27 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US9666720B2 (en) 2010-07-27 2017-05-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US10522689B2 (en) 2010-07-27 2019-12-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
EP2804207B1 (en) * 2012-01-13 2018-10-31 Boe Technology Group Co. Ltd. Method for manufacturing tft array substrate
JP2019176193A (ja) * 2012-04-05 2019-10-10 株式会社半導体エネルギー研究所 半導体装置
US11437523B2 (en) 2012-04-06 2022-09-06 Semiconductor Energy Laboratory Co., Ltd. Insulating film, method for manufacturing semiconductor device, and semiconductor device
US12414334B2 (en) 2012-04-06 2025-09-09 Semiconductor Energy Laboratory Co., Ltd. Insulating film, method for manufacturing semiconductor device, and semiconductor device

Also Published As

Publication number Publication date
JP2016021579A (ja) 2016-02-04
JP5797932B2 (ja) 2015-10-21
TW201203553A (en) 2012-01-16
JP6595685B2 (ja) 2019-10-23
JP6125581B2 (ja) 2017-05-10
JP2012009835A (ja) 2012-01-12
US9577108B2 (en) 2017-02-21
JP2020014010A (ja) 2020-01-23
TWI524519B (zh) 2016-03-01
JP2019004185A (ja) 2019-01-10
US20140252347A1 (en) 2014-09-11
WO2011145633A1 (en) 2011-11-24
JP2017135404A (ja) 2017-08-03

Similar Documents

Publication Publication Date Title
US12249653B2 (en) Semiconductor device
US12119406B2 (en) Semiconductor device
US9396939B2 (en) Semiconductor device
US9263589B2 (en) Semiconductor device
US8476719B2 (en) Semiconductor device and method of manufacturing the same
US9947799B2 (en) Semiconductor device
US8884294B2 (en) Semiconductor device and method for manufacturing the same
US8659013B2 (en) Semiconductor device
US9196739B2 (en) Semiconductor device including oxide semiconductor film and metal oxide film
US8884282B2 (en) Semiconductor device
US8642380B2 (en) Manufacturing method of semiconductor device
US9577108B2 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ENDO, YUTA;SASAKI, TOSHINARI;NODA, KOSEI;AND OTHERS;SIGNING DATES FROM 20110629 TO 20110707;REEL/FRAME:026626/0860

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION