US20080296565A1 - Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same - Google Patents

Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same Download PDF

Info

Publication number
US20080296565A1
US20080296565A1 US12130340 US13034008A US2008296565A1 US 20080296565 A1 US20080296565 A1 US 20080296565A1 US 12130340 US12130340 US 12130340 US 13034008 A US13034008 A US 13034008A US 2008296565 A1 US2008296565 A1 US 2008296565A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
metal
silicon
pattern
polycrystalline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12130340
Inventor
Byoung-Keon Park
Jin-Wook Seo
Tae-Hoon Yang
Kil-won Lee
Ki-Yong Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Mobile Display Co Ltd
Original Assignee
Samsung SDI Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66765Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1277Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst

Abstract

A method of fabricating a polycrystalline silicon layer includes: forming an amorphous silicon layer on a substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer using a crystallization-inducing metal; forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer; and annealing the substrate to getter the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer to the region in the polycrystalline silicon layer having the metal layer pattern or metal silicide layer pattern. Accordingly, the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer can be effectively removed, and thus a thin film transistor having an improved leakage current characteristic and an OLED display device including the same can be fabricated.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • [0001]
    This application claims the benefit of Korean Application No. 2007-53314, filed May 31, 2007, the disclosure of which is incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    Aspects of the present invention relate to a method of fabricating a polycrystalline silicon layer, a thin film transistor (TFT) fabricated using the same, a method of fabricating the TFT, and an organic light emitting diode (OLED) display device having the same. More particularly, aspects of the present invention relate to a method of fabricating a polycrystalline silicon layer, crystallized using crystallization-induced metal, wherein the method removes the crystallization-induced metal existing in a region of the polycrystalline silicon layer to be a channel by forming and annealing a metal layer or a silicide layer thereof. Aspects of the present invention further relate to a TFT having a semiconductor layer fabricated using the polycrystalline silicon layer formed by the method so as to significantly reduce a leakage current, a method of fabricating the TFT, and an OLED display device having the same.
  • [0004]
    2. Description of the Related Art
  • [0005]
    Generally, polycrystalline silicon layers have been widely used as semiconductor layers for TFTs because they have a high field-effect mobility and can be applied to high speed circuits and constitute CMOS circuits. TFTs using polycrystalline silicon layers are typically used as active elements of active-matrix liquid crystal display (AMLCD) devices and switching and driving elements of OLEDs.
  • [0006]
    Methods of crystallizing an amorphous silicon layer into a polycrystalline silicon layer include solid phase crystallization (SPC), excimer laser crystallization (ELC), metal induced crystallization (MIC) and metal induced lateral crystallization (MILC). SPC is a method of annealing an amorphous silicon layer for several to several tens of hours at a temperature at or below the transition temperature of the glass used as a substrate of a display device employing a thin film transistor (typically, about 700° C. or less). ELC is a method of crystallizing an amorphous silicon layer by irradiating the amorphous silicon layer with an excimer laser and locally heating the amorphous silicon layer to a high temperature for very short time. MIC is a method of using phase transfer induction from amorphous silicon to polysilicon by contacting the amorphous silicon layer with metals such as nickel (Ni), palladium (Pd), gold (Au), and aluminum (Al), or implanting such metals into the amorphous silicon layer. MILC is a method of inducing sequential crystallization of an amorphous silicon layer by lateral diffusion of silicide formed by reacting metal with silicon.
  • [0007]
    However, SPC has disadvantages of a long processing time and a risk of transformation of the substrate due to the long processing time and high temperature used for the annealing. ELC has disadvantages in that expensive laser equipment is required and interfacial characteristics between a semiconductor layer and a gate insulating layer may be poor due to protrusions generated on the created polycrystallized surface. MIC and MILC have disadvantages in that a large amount of crystallization-inducing metal remains on the crystallized polycrystalline silicon layer to increase the leakage current of a semiconductor layer of a TFT.
  • [0008]
    Recently, methods of crystallizing an amorphous silicon layer using metal have been widely being studied in order to develop a way to crystallize the amorphous silicon layer in a shorter time and at a lower temperature than SPC. The crystallization methods using metal include MIC and MILC, discussed above, and super grain silicon (SGS) crystallization, discussed below. However, methods of crystallization using a crystallization-inducing metal have a problem that characteristics of the TFT may deteriorate due to contamination by the crystallization-inducing metal.
  • [0009]
    Thus, after the amorphous silicon layer is crystallized using a crystallization-inducing metal, a gettering process may be performed to remove the crystallization-inducing metal. The gettering process is generally performed using an impurity such as phosphorous or a noble gas, or by a method of forming an amorphous silicon layer on a polycrystalline silicon layer. However, even by these methods, the crystallization-inducing metals may not be effectively removed from the polycrystalline silicon layer, and high leakage current may still be a problem.
  • SUMMARY OF THE INVENTION
  • [0010]
    Aspects of the present invention provide a method of fabricating a polycrystalline silicon layer crystallized using crystallization-inducing metal by removing the crystallization-inducing metal remaining in a region of the polycrystalline silicon layer to be a channel, a thin film transistor (TFT) having a semiconductor layer formed of the polycrystalline silicon layer formed by the method so as to significantly lower leakage current, a method of fabricating the same, and an organic light emitting diode (OLED) display device using the same.
  • [0011]
    According to an embodiment of the present invention, a method of removing a crystallization-inducing metal from a first predetermined region of a polycrystalline silicon layer crystallized using a crystallization-inducing metal includes providing a metal layer pattern or metal silicide layer pattern in contact with the polycrystalline silicon layer in a second predetermined region of the polycrystalline silicon layer; and performing annealing to getter the crystallization-inducing metal existing in the first predetermined region to the second predetermined region.
  • [0012]
    According to another embodiment of the present invention, a method of fabricating a polycrystalline silicon layer includes forming an amorphous silicon layer on a substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer using crystallization-inducing metal; forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer; and annealing the substrate to getter the crystallization-inducing metal existing in the channel region in the polycrystalline silicon layer to a region in the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern.
  • [0013]
    According to another embodiment of the present invention, a TFT includes a substrate; a semiconductor layer disposed on the substrate and including a channel region, and source and drain regions; a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region; a gate electrode disposed to correspond to the channel region of the semiconductor layer; a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode; and source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer.
  • [0014]
    According to still another embodiment of the present invention, a method of fabricating a TFT includes preparing a substrate; forming an amorphous silicon layer on the substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer using crystallization-inducing metal; forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer; forming a gate electrode corresponding to the channel region of the polycrystalline silicon layer; forming a gate insulating layer between the gate electrode and the polycrystalline silicon layer to insulate the polycrystalline silicon layer from the gate electrode; forming source and drain electrodes electrically connected to source and drain regions of the polycrystalline silicon layer; and after forming the metal layer pattern or metal silicide layer pattern, annealing the substrate to getter the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer to a region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern.
  • [0015]
    According to yet another embodiment of the present invention, an OLED display device includes: a substrate; a semiconductor layer disposed on the substrate, and including a channel region and source and drain regions; a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region; a gate electrode disposed to correspond to the channel region of the semiconductor layer; a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode; source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer; a first electrode electrically connected to one of the source and drain electrodes; an organic layer disposed on the first electrode; and a second electrode disposed on the organic layer.
  • [0016]
    Additional aspects and/or advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0017]
    These and/or other aspects and advantages of the invention will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
  • [0018]
    FIGS. 1A to 1D are cross-sectional views illustrating a crystallization process according to an embodiment of the present invention;
  • [0019]
    FIGS. 2A and 2B are cross-sectional views illustrating a process of removing crystallization-inducing metal remaining in a region of a polycrystalline silicon layer to be a channel using a method of fabricating the polycrystalline silicon layer according to an embodiment of the present invention;
  • [0020]
    FIGS. 3A to 3E are cross-sectional views illustrating a polycrystalline silicon layer and a mechanism of gettering crystallization-inducing metal in the polycrystalline silicon layer;
  • [0021]
    FIG. 4 is a cross-sectional view illustrating a process of removing crystallization-inducing metal remaining in a region of a polycrystalline silicon layer to be a channel using a method of fabricating the polycrystalline silicon layer according to another embodiment of the present invention;
  • [0022]
    FIGS. 5A to 5C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to FIGS. 2A and 2B;
  • [0023]
    FIGS. 6A to 6C are cross-sectional views illustrating a process of fabricating a bottom-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to the FIGS. 2A and 2B;
  • [0024]
    FIGS. 7A to 7C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to FIG. 4;
  • [0025]
    FIG. 8 is a comparison graph of off-current values per unit width between semiconductor layers of a thin film transistor formed by a method of fabricating a polycrystalline silicon layer according to an exemplary embodiment of the present invention, and a thin film transistor formed by a conventional gettering method by phosphorous-doping; and
  • [0026]
    FIG. 9 is a cross-sectional view of an organic light emitting diode (OLED) display device including a thin film transistor formed by the method of fabricating the polycrystalline silicon layer according to FIGS. 2A and 2B.
  • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • [0027]
    Reference will now be made in detail to the present embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present invention by referring to the figures.
  • [0028]
    FIGS. 1A to 1D are cross-sectional views illustrating a crystallization process according to an embodiment of the present invention.
  • [0029]
    First, as illustrated in FIG. 1A, a buffer layer 110 may be formed on a substrate 100, which is formed of glass or plastic. The buffer layer 110 is an insulating layer and may be formed of silicon oxide, silicon nitride or a combination thereof by chemical vapor deposition (CVD) or physical vapor deposition (PVD). The buffer layer 110 serves to prevent the diffusion of moisture or impurities occurring in the substrate 100 or to adjust the heat transfer rate during crystallization, thereby allowing crystallization of an amorphous silicon layer to proceed easily.
  • [0030]
    Subsequently, an amorphous silicon layer 120 is formed on the buffer layer 110. As non-limiting examples, the amorphous silicon layer 120 may be formed by CVD or PVD. Also, during or after forming the amorphous silicon layer 120, a dehydrogenation process may be performed to lower the concentration of hydrogen.
  • [0031]
    Then, the amorphous silicon layer 120 is crystallized into a polycrystalline silicon layer. According to aspects of the present invention, the amorphous silicon layer is crystallized into a polycrystalline silicon layer by a crystallization method using a crystallization-inducing metal, such as a metal induced crystallization (MIC) technique, a metal induced lateral crystallization (MILC) technique or a super grain silicon (SGS) technique.
  • [0032]
    The SGS technique is a method of crystallizing an amorphous silicon layer in which the concentration of the crystallization-inducing metal diffused into the amorphous silicon layer is lowered in order to control the grain size of the polycrystalline silicon to be within the range of several μm to several hundreds of μm. In general, lowering the concentration of the crystallization-inducing metal increases the grain size of the polycrystalline silicon produced by spacing out the sites from which crystallization proceeds. To lower the concentration of crystallization-inducing metal diffused into the amorphous silicon layer, a capping layer may be formed on the amorphous silicon layer, and a crystallization-inducing metal layer may be formed on the capping layer and annealed to diffuse the crystallization-inducing metal into the amorphous silicon layer in a controlled manner. Alternatively, a thin crystallization-inducing metal layer may be provided in order to diffuse into the amorphous silicon layer at a low concentration without the need to form the capping layer on the amorphous silicon layer.
  • [0033]
    As a specific, non-limiting example, the polycrystalline silicon layer is preferably formed by an SGS crystallization technique, which will now be described.
  • [0034]
    FIG. 1B is a cross-sectional view illustrating a process of forming a capping layer and a crystallization-inducing metal layer on the amorphous silicon layer. Referring to FIG. 1B, a capping layer 130 is formed on the amorphous silicon layer 120. The capping layer 130 may be formed of any material through which a crystallization metal may diffuse through annealing such as, for example, silicon nitride or a combination of silicon nitride and silicon oxide. The capping layer 130 is formed by any suitable deposition method such as, for example, CVD or PVD. As a non-limiting example, the capping layer 130 may be formed to a thickness of 1 to 2000 Å. When the thickness of the capping layer 130 is less than 1 Å, it may be difficult to control the amount of crystallization-inducing metal that diffuses through the capping layer 130. When the thickness of the capping layer 130 is more than 2000 Å, the amount of the crystallization-inducing metal that diffuses into the amorphous silicon layer 120 may be too small, such that it may be difficult to crystallize the amorphous silicon layer into a polycrystalline silicon layer.
  • [0035]
    Subsequently, a crystallization-inducing metal is deposited on the capping layer 130 to form a crystallization-inducing metal layer 140. As non-limiting examples, the crystallization-inducing metal may be selected from the group consisting of nickel (Ni), palladium (Pd), silver (Ag), gold (Au), aluminum (Al), tin (Sn), antimony (Sb), copper (Cu), terbium (Tb) and cadmium (Cd), and Ni. As a specific, non-limiting example, the crystallization-inducing metal may be Ni. As a non-limiting example, the crystallization-inducing metal layer 140 may be formed to have a surface density of 1011 to 1015 atoms/cm2 on the capping layer 130. When the crystallization-inducing metal is formed with a surface density of less than 1011 atoms/cm2, the amount of a seed, i.e., a crystallization core, may be too small, and thus it may be difficult to crystallize the amorphous silicon layer into a polycrystalline silicon layer by the SGS crystallization technique. When the crystallization-inducing metal is formed with a surface density of more than 1015 atoms/cm2, the amount of crystallization-inducing metal diffused into the amorphous silicon layer may be too large, such that the grains produced in the polycrystalline silicon layer are smaller in size. The amount of crystallization-inducing metal remaining in the polycrystalline layer also increases, and thus the characteristics of a semiconductor layer formed by patterning the polycrystalline silicon layer deteriorate.
  • [0036]
    FIG. 1C is a cross-sectional view illustrating a process of diffusing the crystallization-inducing metal through the capping layer to an interface of the amorphous silicon layer by annealing the substrate. Referring to FIG. 1C, the substrate 100 having the buffer layer 110, the amorphous silicon layer 120, the capping layer 130 and the crystallization-inducing metal layer 140 is annealed 150 to move some of the crystallization-inducing metal of the crystallization-inducing metal layer 140 to the surface of the amorphous silicon layer 120. That is, only a very small amount of crystallization-inducing metal 140 b from the metal layer 140 diffuses through the capping layer 130 to the surface of the amorphous silicon layer 120 during the annealing, and most of the crystallization-inducing metal 140 a does not reach the amorphous silicon layer 120, or does not pass at all through the capping layer 130.
  • [0037]
    Thus, the amount of crystallization-inducing metal reaching the surface of the amorphous silicon layer 120 is determined by the diffusion blocking ability of the capping layer 130, which is closely related to the thickness and/or the density of the capping layer 130. That is, as the thickness and/or the density of the capping layer 130 increases, the diffused amount of the crystallization inducing metal decreases, and thus the produced grains become larger. On the other hand, if the thickness and/or the density of the capping layer 130 decreases, the diffused amount of the crystallization inducing metal increases, and thus the produced grains become smaller.
  • [0038]
    The annealing process 150 may be performed for several seconds to several hours at a temperature of 200 to 900° C. to diffuse the crystallization-inducing metal. The annealing conditions are not limited to those described herein and may be selected to prevent a transformation of the substrate caused by excessive annealing and to enhance production costs and yield. The annealing process 150 may be one of a furnace process, a rapid thermal annealing (RTA) process, an UV process and a laser process, as non-limiting examples.
  • [0039]
    FIG. 1D is a cross-sectional view illustrating a process of crystallizing the amorphous silicon layer into a polycrystalline silicon layer by using the diffused crystallization-inducing metal. Referring to FIG. 1D, the amorphous silicon layer 120 is crystallized into a polycrystalline silicon layer 160 by the crystallization-inducing metals 140 b that have diffused to the surface of the amorphous silicon layer 120 through the capping layer 130. That is, the diffused crystallization-inducing metal 140 b bonds with silicon of the amorphous silicon layer to form metal silicide, which forms a crystallization core, i.e., a seed, and thus the amorphous silicon layer is crystallized from the seed into the polycrystalline silicon layer.
  • [0040]
    An annealing process 170 may be performed without removing the capping layer 130 and the crystallization-inducing metal layer 140, as shown in FIG. 1D. Alternatively, the polycrystalline silicon layer may be formed by diffusing the crystallization-inducing metal onto the amorphous silicon layer 120 to form metal silicide, which is a crystallization core, removing the capping layer 130 and the crystallization-inducing metal layer 140 and then annealing the bared amorphous silicon layer.
  • [0041]
    FIGS. 2A and 2B are cross-sectional views illustrating a process of fabricating a polycrystalline silicon layer according to a first embodiment of the present invention.
  • [0042]
    First, as illustrated in FIG. 2A, a substrate 200 having a buffer layer 210 and a polycrystalline silicon layer 220 formed by crystallizing an amorphous silicon layer using crystallization-inducing metal as shown in FIGS. 1A to 1D is provided.
  • [0043]
    Subsequently, as illustrated in FIG. 2B, a metal layer pattern or metal silicide layer pattern 230 is formed on a predetermined region of the polycrystalline silicon layer 220. The predetermined region is selected as a region excluding a channel region in the finished TFT. The metal layer pattern or metal silicide layer pattern 230 is formed of a metal having a smaller diffusion coefficient in the polycrystalline silicon layer 220 than that of the crystallization-inducing metal or an alloy thereof, or silicide thereof. The metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 is selected for gettering properties, so that the crystallization-inducing metal is gettered to a region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230.
  • [0044]
    The diffusion coefficient of metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 in the polycrystalline silicon layer 220 may be 1/100 or less of that of the crystallization-inducing metal. When the diffusion coefficient of the metal or metal silicide is 1/100 or less of that of the crystallization-inducing metal, the metal or metal silicide for gettering may be prevented from diffusing to another region in the polycrystalline silicon layer 220 from the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230.
  • [0045]
    Ni is widely used as the crystallization-inducing metal for crystallization into a polycrystalline silicon layer. Since Ni has a diffusion coefficient in polycrystalline silicon of approximately 10−5 cm2/s or less, the diffusion coefficient of the metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 used for gettering in a polycrystalline silicon layer crystallized by Ni may be 1/100 or less of that of Ni, i.e., from 0 to 10−7 cm2/s. As non-limiting examples, the metal layer pattern or metal silicide layer pattern 230 may include one selected from the group consisting of scandium (Sc), titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W), manganese (Mn), rhenium (Re), ruthenium (Ru), osmium (Os), cobalt (Co), rhodium (Rh), iridium (Ir), platinum (Pt), yttrium (Y), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), dysprosium (Dy), holmium (Ho), titanium nitride (TiN), tantalum nitride (TaN), and an alloy thereof, or a silicide thereof.
  • [0046]
    The metal layer pattern or metal silicide layer pattern 230 may be formed on the polycrystalline silicon layer 220 to be spaced 50 μm or less apart from a region that will become a channel in the polycrystalline silicon layer 220. When the pattern 230 is formed to be spaced more than 50 μm apart from a channel region, the crystallization-inducing metal existing in the channel region has to diffuse farther to be gettered in region 220 a corresponding to the pattern 230. Consequently, it may be necessary to anneal the substrate for a longer time, thereby transforming the substrate and making it difficult to diffuse the crystallization inducing metal to the region.
  • [0047]
    As a non-limiting example, the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 10000 Å. When the thickness of the pattern 230 is less than 30 Å, the crystallization-inducing metal may not be effectively gettered in the region 220 a of the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230. When the thickness of the pattern 230, is more than 10000 Å, the pattern 230 may be too thick, and thus, peeling of the layers may occur due to stress.
  • [0048]
    When the metal layer pattern or metal silicide layer pattern 230 is formed by depositing a metal layer or a metal silicide layer only on a predetermined region of the polycrystalline silicon layer 220 and is then annealed for a subsequent gettering process, the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 10000 Å.
  • [0049]
    Alternatively, the metal layer pattern or metal silicide layer pattern 230 may be formed to be in contact with a predetermined region of the polycrystalline silicon layer 220 by forming an intermediate layer on the polycrystalline silicon layer 220, forming a hole in the intermediate layer to expose the predetermined region and depositing a metal layer or a metal silicide layer on the entire surface of the intermediate layer and the exposed region. The metal layer or the metal silicide layer formed as such may be thermally expanded by annealing for the subsequent gettering to transform the substrate 200, and thus the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 2000 Å.
  • [0050]
    Then, the substrate 200 having the buffer layer 210, the polycrystalline silicon layer 220, and the metal layer pattern or metal silicide layer pattern 230 is annealed. The annealing process is performed to getter crystallization-inducing metal in a channel region of the polycrystalline silicon layer 220 by diffusing the crystallization-inducing metal to the region 220 a in the polycrystalline silicon layer 220 corresponding to metal layer pattern or metal silicide layer pattern 230. The annealing process may be performed for 10 seconds to 10 hours. If Ni was used as the crystallization-inducing metal, the annealing may be performed at a temperature of 500 to 993° C. In particular, Ni may be difficult to diffuse to a predetermined region in the polycrystalline silicon layer 220 at less than 500° C., and may exist in a liquid phase at more than 993° C., a eutectic point of Ni.
  • [0051]
    Also, when the annealing time is less than 10 seconds, it may be difficult to sufficiently remove the crystallization-inducing metal from the channel region of the polycrystalline silicon layer 220. When the annealing time is more than 10 hours, the substrate 200 may be transformed due to the long annealing time, which is not desirable for production cost and yield.
  • [0052]
    Further, in order to improve the gettering effect, an n-type impurity or a p-type impurity may be implanted into the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230. As non-limiting examples, the n-type impurity may be phosphorous (P), and the p-type impurity may be boron (B). Also, the gettering effect may be improved by forming a damage region 220 b using ions or plasma in the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230.
  • [0053]
    FIGS. 3A to 3E illustrate a polycrystalline silicon layer and a mechanism of gettering the crystallization-inducing metal in the polycrystalline silicon layer 220 using the metal layer pattern or metal silicide layer pattern 230. In particular, FIG. 3A is a cross-section of a polycrystalline silicon layer having a metal layer pattern or metal silicide layer pattern 230 and a region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230. FIGS. 3B to 3E are graphs that represent the concentration of the crystallization-inducing metal at the corresponding lateral positions of the polycrystalline silicon layer 220 of FIG. 3A at successive periods of time before (FIG. 3B), during (FIG. 3C to 3D) and after (FIG. 3E) the annealing.
  • [0054]
    First, referring to FIG. 3B, before annealing the substrate 200, the concentration of the crystallization-inducing metal in the polycrystalline silicon layer 220 is constant. During annealing, in the case of a metal layer pattern 230, the metal of the metal layer pattern 230 bonds with silicon of the polycrystalline silicon layer 220 to form a metal silicide in the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230; in the case of a metal silicide layer pattern, the metal silicide of the metal silicide layer pattern moves to the region 220 a in the polycrystalline silicon layer 220. Moreover, when the substrate 200 is annealed, the crystallization-inducing metal existing in the polycrystalline silicon layer 220, and which has a high diffusion coefficient in the polycrystalline silicon layer 220, begins to randomly diffuse in the polycrystalline silicon layer 220.
  • [0055]
    During the annealing, when the randomly moving crystallization-inducing metal diffuses into the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230, the crystallization-inducing metal in the region 220 a having the different metal silicide is thermodynamically more stable than the crystallization-inducing metal in a region in the polycrystalline silicon layer having no metal layer pattern or metal silicide layer pattern 230. Thus, the crystallization-inducing metal that diffuses to the region 220 a cannot escape.
  • [0056]
    As a result, referring to FIG. 3C, the concentration of the crystallization-inducing metal in the polycrystalline silicon layer 220 adjacent to the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 gradually decreases, and thus a concentration difference occurs between the region 220 a and a region far from the region 220 a in the polycrystalline silicon layer 220.
  • [0057]
    Referring to FIG. 3D, due to the concentration difference, the crystallization-inducing metal in the polycrystalline layer 220 far away from the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 also diffuses to a region adjacent to the region 220 a.
  • [0058]
    Consequently, referring to FIG. 3E, most of the crystallization-inducing metals in the polycrystalline silicon layer 220 diffuse to the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 to be gettered over time, and thus only a few crystallization-inducing metals remain outside the region 220 a. According to this principle, the crystallization-inducing metal remaining in a region to be a channel in the polycrystalline silicon layer 220 may be removed using the metal layer pattern or metal silicide layer pattern 230.
  • [0059]
    FIG. 4 is a cross-sectional view illustrating a process of fabricating a polycrystalline silicon layer using a method of fabricating the polycrystalline silicon layer according to a second embodiment of the present invention. Except for particular descriptions in the second embodiment that differ from the first embodiment, the process will be described with reference to the descriptions in the first embodiment.
  • [0060]
    First, a substrate 400 having a buffer layer 410 is provided. Then, a metal layer pattern or metal silicide layer pattern 420 is formed in a predetermined region on the buffer layer 410 to correspond to a region that does not include where a channel region will be formed later.
  • [0061]
    Subsequently, an amorphous silicon layer is formed on the substrate 400 having the metal layer pattern or metal silicide layer pattern 420, and crystallized into a polycrystalline silicon layer 430 using crystallization-inducing metal as described in the embodiment of FIGS. 1A through 1D. Here, during annealing for crystallization, a gettering process in which the crystallization-inducing metal moves to a region 430 a in the polycrystalline silicon layer 430 corresponding to the metal layer pattern or metal silicide layer pattern 420 may be simultaneously performed.
  • [0062]
    Then, the substrate 400 having the buffer layer 410, the metal layer pattern or metal silicide layer pattern 420 and the polycrystalline silicon layer 430 is annealed. The annealing process allows the crystallization-inducing metal existing in the region that will form a channel in the polycrystalline silicon layer 430 to diffuse to the region 430 a in the polycrystalline silicon layer 430 corresponding to the metal layer pattern or metal silicide layer pattern 420 so as to getter the crystallization-inducing metal in the channel region of the polycrystalline silicon layer 430.
  • [0063]
    FIGS. 5A to 5C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor (TFT) including fabricating a polycrystalline silicon layer according to the first embodiment of the present invention.
  • [0064]
    Referring to FIG. 5A, a buffer layer 510 may be formed of silicon oxide, silicon nitride or a combination thereof on a substrate 500, which is formed of glass, stainless steel or plastic. The buffer layer 510 serves to prevent the diffusion of moisture or impurities generated on the substrate 500 and/or adjusts a heat transfer rate in crystallization so the amorphous silicon layer is crystallized easily.
  • [0065]
    Subsequently, an amorphous silicon layer is formed on the buffer layer 510, and crystallized into a polycrystalline silicon layer using crystallization-inducing metal as in the embodiment of FIGS. 1A through 1D. The polycrystalline silicon layer is patterned to form a semiconductor layer 520. Alternatively, the patterning process of polycrystalline silicon layer may be performed in a subsequent process.
  • [0066]
    Then, a metal layer pattern or metal silicide layer pattern 530 is formed on the semiconductor layer 520 to be in contact with a top surface of a region excluding the region that will become a channel controlling the current of a TFT.
  • [0067]
    The metal layer pattern or metal silicide layer pattern 530 may be formed on the semiconductor layer 520 to be spaced 50 μm or less apart from the region to be a channel in the semiconductor layer 520. When the metal layer pattern or metal silicide layer pattern 530 is formed in a region spaced more than 50 μm apart from the channel region, the crystallization-inducing metal existing in the channel region has to diffuse farther to be gettered in this region. In this case, due to a longer annealing needed to diffuse the crystallization-inducing metal over a longer distance, the substrate may be transformed, and thus the crystallization-inducing metal may be difficult to diffuse to this region.
  • [0068]
    Then, referring to FIG. 5B, the metal layer pattern or metal silicide layer pattern 530 may be formed to a thickness of 30 to 10000 Å. When the thickness is less than 30 Å, the crystallization-inducing metal may not be effectively gettered in the region of the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530. However, when the thickness is more than 10000 Å, the metal layer pattern or metal silicide layer pattern 530 becomes thick, and thus peeling of the layers may occur due to stress.
  • [0069]
    Then, the substrate 500 having the buffer layer 510, the semiconductor layer 520 and the metal layer pattern or metal silicide layer pattern 530 is annealed, thereby diffusing the crystallization-inducing metal remaining in the channel region of the semiconductor layer 520 to a region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 to be gettered. The annealing process is the same as that described in the method of fabricating the polycrystalline silicon layer, and may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 530. As a result of the annealing process, the concentration of the crystallization-inducing metal remaining in the channel region of the semiconductor layer 520 is reduced to under 1013 atoms/cm2. After annealing, the metal layer pattern or metal silicide layer pattern 530 may be removed.
  • [0070]
    Meanwhile, in order to improve gettering effect, an n-type impurity or a p-type impurity may be further implanted into a region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530. As non-limiting examples, the n-type impurity may be phosphorus (P), and the p-type impurity may be boron (B). Also, a damage region 520 b may be formed using ions or plasma in the region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 so as to improve the gettering effect.
  • [0071]
    Then, referring to FIG. 5C, a gate insulating layer 540 is formed on the semiconductor layer 520 having the metal layer pattern or metal silicide layer pattern 530. As non-limiting examples, the gate insulating layer 540 may be formed of silicon oxide, silicon nitride or a combination thereof.
  • [0072]
    Subsequently, a metal layer for a gate electrode (not illustrated) is formed on the gate insulating layer 540 using a single layer of Al or an Al alloy such as Al—Nd, or a multi-layer having an Al alloy on a Cr or Mo alloy, and a gate electrode 550 is formed to correspond to a channel region of the semiconductor layer 520 by etching the metal layer for a gate electrode using a photolithography process.
  • [0073]
    Then, an interlayer insulating layer 560 is formed on the entire surface of the substrate having the gate electrode 550. As non-limiting examples, the interlayer insulating layer 560 may be formed of silicon oxide, silicon nitride or a combination thereof.
  • [0074]
    After that, the interlayer insulating layer 560 and the gate insulating layer 540 are etched to form contact holes exposing source and drain regions of the semiconductor layer 520. Source and drain electrodes 571 and 572 connected to the source and drain regions through the contact holes are formed. As non-limiting examples, the source and drain electrodes 571 and 572 may be formed of a material selected from the group consisting of Mo, Cr, W, MoW, Al, Al—Nd, Ti, TiN, Cu, a Mo alloy, an Al alloy and a Cu alloy. Thus, a TFT having the semiconductor layer 520, the gate electrode 550 and the source and drain electrodes 571 and 572 is completed.
  • [0075]
    FIGS. 6A to 6C are cross-sectional views illustrating a process of fabricating a bottom-gate TFT using the method of fabricating a polycrystalline silicon layer according to the first embodiment of the present invention. Except particular descriptions below, the process will be described with reference to the descriptions in the above embodiment.
  • [0076]
    Referring to FIG. 6A, a buffer layer 610 is formed on a substrate 600. A metal layer for a gate electrode (not illustrated) is formed on the buffer layer 610, and a gate electrode 620 is formed by etching the metal layer for a gate electrode using a photolithography process. Then, a gate insulating layer 630 is formed on the substrate 600 having the gate electrode 620.
  • [0077]
    Subsequently, referring to FIG. 6B, an amorphous silicon layer is formed on the gate insulating layer 630, and then crystallized into a polycrystalline silicon layer using crystallization-inducing metal as described in the embodiment of FIGS. 1A through 1D. The polycrystalline silicon layer is patterned to form a semiconductor layer 640. Alternatively, the patterning may be performed in a subsequent process.
  • [0078]
    Then, a metal layer pattern or metal silicide layer pattern 650 is formed on the top surface of the semiconductor layer 640 excluding a region that will be a channel controlling current in the TFT by the same method as that described in the method of fabricating a polycrystalline silicon layer according to the first embodiment of the present invention. Alternatively, the metal layer pattern or metal silicide layer pattern 650 may be formed on the gate insulating layer 630 before forming the amorphous silicon layer that forms the semiconductor layer 640.
  • [0079]
    Subsequently, the substrate 600 having the buffer layer 610, the gate electrode 620, the gate insulating layer 630, the semiconductor layer 640 and the metal layer pattern or metal silicide layer pattern 650 is annealed to diffuse the crystallization-inducing metal remaining in the channel region of the semiconductor layer 640 to a region 640 a in the semiconductor layer 640 corresponding to the metal layer pattern or metal silicide layer pattern 650, so as to getter the crystallization-inducing metal. The annealing process is the same as described in the method of fabricating the polycrystalline silicon layer, and may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 650. After the annealing process, the metal layer pattern or metal silicide layer pattern 650 may be removed.
  • [0080]
    Then, referring to FIG. 6C, an ohmic contact material layer and source and drain conductive layers are sequentially stacked on the semiconductor layer 640 having the metal layer pattern or metal silicide layer pattern 650, and patterned to form source and drain electrodes 671 and 672 and an ohmic contact layer 660. As a non-limiting example, the ohmic contact layer 660 may be an impurity-doped amorphous silicon layer.
  • [0081]
    The source and drain conductive layers and the ohmic contact material layer may be patterned using a single mask, thereby avoiding the extra time and expense of using a separate mask for each layer. Thus, the ohmic contact layer 660 may be disposed under the entire surface of the source and drain electrodes 671 and 672. The ohmic contact layer 660 may be interposed between the semiconductor layer 640 and the source and drain electrodes 671 and 672 to ohmically contact the semiconductor layer 640 with the source and drain electrodes 671 and 672. Alternatively, the ohmic contact layer 660 may be omitted. In this case, before stacking the source and drain conductive layers, a conductive region may be formed in the semiconductor layer 640 to be in ohmic contact with the source and drain electrodes 671 and 672. Thus, a bottom gate TFT including the gate electrode 620, the semiconductor layer 640 and the source and drain electrodes 671 and 672 is completed.
  • [0082]
    FIGS. 7A to 7C are cross-sectional views illustrating a process of fabricating a top-gate TFT using the method of fabricating a polycrystalline silicon layer according to the second embodiment of the present invention. Except for particular descriptions below, the process will be described with reference to the descriptions as in the above second embodiment.
  • [0083]
    First, referring to FIG. 7A, a substrate 700 having a buffer layer 710 is provided. Then, a metal layer pattern or metal silicide layer pattern 720 is formed in a predetermined region on the buffer layer 710 to correspond to a region that is outside a channel region in a semiconductor layer to be formed later.
  • [0084]
    Subsequently, referring to FIG. 7B, an amorphous silicon layer is formed on the substrate 700 having the metal layer pattern or metal silicide layer pattern 720, and crystallized into a polycrystalline silicon layer using crystallization-inducing metal as described in the embodiment of FIGS. 1A to 1D. The polycrystalline silicon layer is patterned to form a semiconductor layer 730. Alternatively, the patterning may be performed in a subsequent process.
  • [0085]
    Then, the substrate 700 having the buffer layer 710, the metal layer pattern or metal silicide layer pattern 720 and the semiconductor layer 730 is annealed, thereby diffusing the crystallization-inducing metal remaining in a channel region of the semiconductor layer 730 to a region 730 a in the semiconductor layer 730 corresponding to the metal layer pattern or metal silicide layer pattern 720 so as to getter the crystallization-inducing metal in the channel region of the semiconductor layer 730. The annealing process may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 720.
  • [0086]
    Subsequently, referring to FIG. 7C, a gate insulating layer 740 is formed on the semiconductor layer 730. Then, a metal layer for a gate electrode (not illustrated) is formed, and a gate electrode 750 is formed to correspond to the channel region of the semiconductor layer 730 by etching the metal layer for a gate electrode using a photolithography process.
  • [0087]
    After that, an interlayer insulating layer 760 is formed on the entire surface of the substrate having the gate electrode 750, and the interlayer insulating layer 760 and the gate insulating layer 740 are etched to form contact holes exposing source and drain regions of the semiconductor layer 730. Source and drain electrodes 771 and 772 connected to the source and drain regions through the contact holes are formed. Thus, a TFT having the semiconductor layer 730, the gate electrode 750 and the source and drain electrodes 771 and 772 is completed.
  • [0088]
    While, in the present embodiment, the top-gate TFT having a gate electrode formed on a gate insulating layer is described, it may be understood to those of ordinary skill in the art that the present invention may be modified and transformed in various ways, for example, in application to a bottom-gate TFT, without departing from the scope of the present invention.
  • [0089]
    FIG. 8 is a comparison graph of off-currents per unit width (A/μm) between a semiconductor layer of a TFT formed by a conventional gettering method through phosphorus (P) doping and a semiconductor layer of a TFT formed by a method of fabricating a polycrystalline silicon layer according to aspects of the present invention. Here, section A on a horizontal axis denotes a TFT using the conventional gettering method by P-doping, and sections B and C denote a TFT using the method of fabricating a polycrystalline silicon layer according to the present invention, wherein in section B, Ti was used in the metal layer pattern, and in section C, Mo was used in the metal layer pattern. The vertical axis denotes an off-current per unit width (A/μm) of a semiconductor layer in a TFT.
  • [0090]
    The conventional gettering method by P-doping was performed by doping phosphorus into a region excluding the channel of a semiconductor layer at a dose of 2*e14/cm2, and annealing the semiconductor layer for an hour at 550° C. The method of fabricating a polycrystalline silicon layer according to aspects of the present invention was performed by depositing Ti or Mo to have a thickness of 100 Å on the region excluding the channel of a semiconductor layer, respectively, and annealing the semiconductor layer under the same conditions as those described in the gettering method by P-doping. After annealing, the off-currents per unit width of the semiconductor layer of each transistor were measured.
  • [0091]
    According to aspects of the present invention, when depositing Ti or Mo onto a region of a semiconductor layer and annealing the semiconductor layer for gettering, Ti or Mo reacts with Si of the semiconductor layer to form Ti silicide or Mo silicide. In a lower region of the semiconductor layer in contact with the Ti or Mo layer, a region is formed in which Ti silicide or Mo silicide is grown from an interface of the semiconductor layer, and crystallization-inducing metal is gettered therein.
  • [0092]
    Referring to section A of FIG. 8, the off-current per unit width of the semiconductor layer of the TFT using the conventional gettering method by P-doping was approximately 4.5 E−12 to 7.0 E−12 (A/μm). In contrast, referring to sections B and C of FIG. 8, the off-current per unit width of the semiconductor layer of the TFT by the method of fabricating a polycrystalline silicon layer according to aspects of the present invention using Ti was 5.0 E−13 (A/μm) or less, and that using Mo was 6.0 E−13 (A/μm) or less. Thus, it may be seen that the off-current per unit width was significantly lowered in a TFT according to aspects of the present invention in comparison to a TFT formed according to the conventional method.
  • [0093]
    Consequently, by using the method of fabricating a polycrystalline silicon layer according to aspects of the present invention, it may be seen that the amount of crystallization-inducing metal remaining in the channel region of the semiconductor layer, which affects an off-current of a TFT, drastically decreases, and thus a TFT having a significantly low leakage current and an excellent electrical characteristic may be provided.
  • [0094]
    FIG. 9 is a cross-sectional view of an organic light emitting diode (OLED) display device including a TFT according to an embodiment of the present invention.
  • [0095]
    Referring to FIG. 9, an insulating layer 575 is formed on the entire surface of the substrate 500 including the TFT according to the embodiment of FIG. 5C. The insulating layer 575 may be an inorganic layer formed of a material selected from the group consisting of silicon oxide, silicon nitride and silicate on glass, or an organic layer formed of a material selected from the group consisting of polyimide, benzocyclobutene series resin and acrylate. Also, the insulating layer may be formed by stacking the inorganic layer and the organic layer.
  • [0096]
    A via hole exposing the source or drain electrode 571 or 572 is formed by etching the insulating layer 575. A first electrode 580 connected to one of the source and drain electrodes 571 and 572 through the via hole is formed. The first electrode 580 may be an anode or a cathode. When the first electrode 580 is an anode, the anode may be formed of a transparent conductive layer formed of ITO, IZO or ITZO, and when the first electrode 580 is a cathode, the cathode may be formed of Mg, Ca, Al, Ag, Ba or an alloy thereof.
  • [0097]
    Then, a pixel defining layer 585 having an opening that partially exposes the surface of the first electrode 580 is formed on the first electrode 580, and an organic layer 590 including an emission layer is formed on the exposed first electrode 580. The organic layer 590 may further include at least one of a hole injection layer, a hole transport layer, a hole blocking layer, an electron blocking layer, an electron injection layer and an electron transport layer. Then, a second electrode 595 is formed on the organic layer 590. Thus, an OLED display device according to the embodiment of the present invention is completed.
  • [0098]
    In summary, in a polycrystalline silicon layer crystallized using crystallization-inducing metal, a metal layer pattern or metal silicide layer pattern including a metal or an alloy thereof having a smaller diffusion coefficient than the crystallization-inducing metal in the polycrystalline silicon layer may be formed over or under a predetermined region corresponding to a region that a channel in the polycrystalline silicon layer and then the polycrystalline silicon layer may be annealed, thereby removing the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer. As a result, an off-current of a TFT containing the semiconductor layer may be significantly reduced, and a TFT having an excellent electrical characteristics and an OLED display device including the same may be provided.
  • [0099]
    According to aspects of the present invention as described above, crystallization-inducing metal existing in a channel region of a polycrystalline silicon layer may be completely removed, and the region of the polycrystalline silicon layer from which the crystallization-inducing metal is completely removed may be used as a channel region of a TFT, and thus a TFT having an excellent electrical characteristic such as a low off-current, a method of fabricating the same, and an OLED display device including the TFT may be provided.
  • [0100]
    Although a few embodiments of the present invention have been shown and described, it would be appreciated by those skilled in the art that changes may be made in this embodiment without departing from the principles and spirit of the invention, the scope of which is defined in the claims and their equivalents.

Claims (42)

  1. 1. A method of removing a crystallization-inducing metal from a first predetermined region of a polycrystalline silicon layer crystallized using a crystallization-inducing metal, the method comprising:
    providing a metal layer pattern or metal silicide layer pattern in contact with the polycrystalline silicon layer in a second predetermined region of the polycrystalline silicon layer; and
    performing annealing to getter the crystallization-inducing metal existing in the first predetermined region to the second predetermined region.
  2. 2. The method of claim 1, wherein the providing of the metal layer pattern or metal silicide layer pattern in contact with the polycrystalline silicon layer in a second predetermined region of the polycrystalline silicon layer is carried out by forming the metal layer pattern or metal silicide layer pattern on the polycrystalline silicon layer in the second predetermined region of the polycrystalline silicon layer.
  3. 3. The method of claim 1, wherein the providing of the metal layer pattern or metal silicide layer pattern in contact with the polycrystalline silicon layer in a second predetermined region of the polycrystalline silicon layer is carried out by forming the metal layer pattern or metal silicide layer pattern on a substrate, forming an amorphous silicon layer such that a first region of the amorphous silicon layer that becomes the first predetermined region contacts the substrate and a second region of the amorphous silicon layer that becomes the second predetermined region contacts the metal layer pattern or metal silicide layer pattern and crystallizing the amorphous silicon layer using a crystallization-inducing metal to form the polycrystalline silicon layer.
  4. 4. The method of claim 1, wherein the second predetermined region is formed at a distance of 50 μm or less from the first predetermined region.
  5. 5. The method according to claim 1, wherein the metal or metal silicide included in the metal layer pattern or metal silicide layer pattern has a smaller diffusion coefficient than the diffusion coefficient of the crystallization-inducing metal in the polycrystalline silicon layer.
  6. 6. The method according to claim 5, wherein the metal or metal silicide included in the metal layer pattern or metal silicide layer pattern has a diffusion coefficient of 1/100 or less of the diffusion coefficient of the crystallization-inducing metal.
  7. 7. The method according to claim 6, wherein the crystallization-inducing metal comprises nickel, and the diffusion coefficient of the metal or metal silicide included in the metal layer pattern or metal silicide layer pattern is from more than 0 to 10−7 cm2/s.
  8. 8. The method according to claim 6, wherein the metal layer pattern or metal silicide layer pattern comprises one selected from the group consisting of scandium (Sc), titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W), manganese (Mn), rhenium (Re), ruthenium (Ru), osmium (Os), cobalt (Co), rhodium (Rh), iridium (Ir), platinum (Pt), yttrium (Y), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), dysprosium (Dy), holmium (Ho), titanium nitride (TiN), tantalum nitride (TaN) and an alloy or silicide thereof.
  9. 9. The method according to claim 1, wherein the annealing is performed for 10 seconds to 10 hours at a temperature of 500 to 993° C.
  10. 10. The method of claim 1, wherein the metal layer pattern or metal silicide layer pattern when formed does not include any metal or metal silicide having a diffusion coefficient greater than 10−7 cm2/s.
  11. 11. The method according to claim 1, wherein the polycrystalline silicon layer crystallized using a crystallization-inducing metal is formed by a metal-induced crystallization (MIC) technique, a metal-induced lateral crystallization (MILC) technique or a super grain silicon (SGS) technique.
  12. 12. The method according to claim 1, wherein the metal layer pattern or metal silicide layer pattern is formed to a thickness of 30 to 10000 Å.
  13. 13. The method according to claim 12, wherein the metal layer pattern or metal silicide layer pattern is formed to a thickness of 30 to 2000 Å.
  14. 14. The method according to claim 1, further comprising:
    implanting an n-type impurity or a p-type impurity into the region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern, or forming a damage region in the region of the semiconductor layer corresponding to the metal layer pattern or metal silicide layer pattern using ions or plasma.
  15. 15. The method according to claim 1, wherein the first predetermined region is a channel region in the polycrystalline silicon layer.
  16. 16. A thin film transistor, comprising:
    a substrate;
    a semiconductor layer disposed on the substrate and including a channel region, and source and drain regions;
    a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region;
    a gate electrode disposed to correspond to the channel region of the semiconductor layer;
    a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode; and
    source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer.
  17. 17. The thin film transistor according to claim 16, wherein the metal layer pattern or metal silicide layer pattern includes a metal or metal silicide having a smaller diffusion coefficient in the semiconductor layer than the crystallization-inducing metal or an alloy thereof.
  18. 18. The thin film transistor according to claim 17, wherein the metal or metal silicide included in the metal layer pattern or metal silicide layer pattern has a diffusion coefficient of 1/100 or less of that of the crystallization-inducing.
  19. 19. The thin film transistor according to claim 18, wherein the crystallization-inducing metal comprises nickel, and the diffusion coefficient of the metal or metal silicide included in the metal layer pattern or metal silicide layer pattern is from more than 0 to 10−7 cm2/s.
  20. 20. The thin film transistor according to claim 17, wherein the metal layer pattern or metal silicide layer pattern comprises one selected from the group consisting of Sc, Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Ru, Os, Co, Rh, Ir, Pt, Y, La, Ce, Pr, Nd, Dy, Ho, TiN, TaN and an alloy or silicide thereof.
  21. 21. The thin film transistor according to claim 16, wherein the metal layer pattern or metal silicide layer pattern is spaced 50 μm or less apart from the channel region of the semiconductor layer.
  22. 22. The thin film transistor according to claim 16, wherein the metal layer pattern or metal silicide layer pattern has a thickness of 30 to 10000 Å.
  23. 23. The thin film transistor according to claim 16, further comprising:
    an n-type impurity or a p-type impurity in a predetermined region of the semiconductor layer corresponding to the metal layer pattern or metal silicide layer pattern, or a damage region formed in the predetermined region of the semiconductor layer corresponding to the metal layer pattern or metal silicide layer pattern using ions or plasma.
  24. 24. The thin film transistor according to claim 16, wherein a concentration of a crystallization-inducing metal in the channel region of the semiconductor layer is less than 1013 atmos/cm2.
  25. 25. A method of fabricating a thin film transistor, comprising:
    preparing a substrate;
    forming an amorphous silicon layer on the substrate;
    crystallizing the amorphous silicon layer into a polycrystalline silicon layer using crystallization-inducing metal;
    forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer;
    forming a gate electrode corresponding to the channel region of the polycrystalline silicon layer;
    forming a gate insulating layer between the gate electrode and the polycrystalline silicon layer to insulate the polycrystalline silicon layer from the gate electrode;
    forming source and drain electrodes electrically connected to source and drain regions of the polycrystalline silicon layer; and
    after forming the metal layer pattern or metal silicide layer pattern, annealing the substrate to getter the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer to a region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern.
  26. 26. The method according to claim 25, further comprising:
    after annealing the substrate to getter the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer, removing the metal layer pattern or metal silicide layer pattern.
  27. 27. The method according to claim 25, wherein the metal layer pattern or metal silicide layer pattern includes a metal or metal silicide having a smaller diffusion coefficient in the polycrystalline silicon layer than that of the crystallization-inducing metal or an alloy thereof.
  28. 28. The method according to claim 27, wherein the metal or metal silicide of the metal layer pattern or metal silicide layer pattern has a diffusion coefficient of 1/100 or less of that of the crystallization-inducing metal.
  29. 29. The method according to claim 28, wherein the crystallization-inducing metal comprises nickel, and the diffusion coefficient of the metal or metal silicide of the metal layer pattern or metal silicide layer pattern is more than 0 to 10−7 cm2/s or less.
  30. 30. The method according to claim 28, wherein the metal layer pattern or metal silicide layer pattern comprises one selected from the group consisting of Sc, Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Ru, Os, Co, Rh, Ir, Pt, Y, La, Ce, Pr, Nd, Dy, Ho, TiN, TaN and an alloy or silicide thereof.
  31. 31. The method according to claim 25, wherein the annealing is performed for 10 seconds to 10 hours at a temperature of 500 to 993° C.
  32. 32. The method according to claim 25, wherein the crystallizing of the amorphous silicon layer is performed by an MIC, MILC or SGS technique.
  33. 33. The method according to claim 25, further comprising:
    implanting an n-type impurity or a p-type impurity into the region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern, or forming a damage region in the region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern using ions or plasma.
  34. 34. An organic light emitting diode (OLED) display device, comprising:
    a substrate;
    a semiconductor layer disposed on the substrate, and including a channel region and source and drain regions;
    a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region;
    a gate electrode disposed to correspond to the channel region of the semiconductor layer;
    a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode;
    source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer;
    a first electrode electrically connected to one of the source and drain electrodes;
    an organic layer disposed on the first electrode; and
    a second electrode disposed on the organic layer.
  35. 35. The OLED display device according to claim 34, wherein the metal layer pattern or metal silicide layer pattern includes a metal or metal silicide having a smaller diffusion coefficient in the semiconductor layer than the crystallization-inducing metal or an alloy thereof.
  36. 36. The OLED display device according to claim 34, wherein the metal or metal silicide of the metal layer pattern or metal silicide layer pattern has a diffusion coefficient of 1/100 or less of that of the crystallization-inducing metal.
  37. 37. The OLED display device according to claim 36, wherein the crystallization-inducing metal comprises nickel, and the diffusion coefficient of the metal layer pattern or metal silicide layer pattern is from more than 0 to 10−7 cm2/s.
  38. 38. The OLED display device according to claim 36, wherein the metal layer pattern or metal silicide layer pattern comprises one selected from the group consisting of Sc, Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Ru, Os, Co, Rh, Ir, Pt, Y, La, Ce, Pr, Nd, Dy, Ho, TiN, TaN and an alloy thereof, or silicide thereof.
  39. 39. The OLED display device according to claim 34, wherein the metal layer pattern or metal silicide layer pattern is spaced 50 μm or less apart from the channel region of the semiconductor layer.
  40. 40. The OLED display device according to claim 34, wherein the metal layer pattern or metal silicide layer pattern has a thickness of 30 to 10000 Å.
  41. 41. The OLED display device according to claim 34, further comprising:
    an n-type impurity or a p-type impurity in the semiconductor layer corresponding to the metal layer pattern or metal silicide layer pattern, or a damage region formed in the semiconductor layer corresponding to the metal layer pattern or metal silicide layer pattern using ions or plasma.
  42. 42. The OLED display device according to claim 34, wherein the channel region of the semiconductor layer is devoid of a crystallization-inducing metal.
US12130340 2007-05-31 2008-05-30 Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same Abandoned US20080296565A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR2007-53314 2007-05-31
KR20070053314A KR100875432B1 (en) 2007-05-31 2007-05-31 Method of manufacturing a polycrystalline silicon layer, formed by using this thin film transistor, and a method of manufacturing the organic light emitting display comprising the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13464579 US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13464579 Division US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Publications (1)

Publication Number Publication Date
US20080296565A1 true true US20080296565A1 (en) 2008-12-04

Family

ID=39875979

Family Applications (2)

Application Number Title Priority Date Filing Date
US12130340 Abandoned US20080296565A1 (en) 2007-05-31 2008-05-30 Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same
US13464579 Active US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13464579 Active US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Country Status (5)

Country Link
US (2) US20080296565A1 (en)
EP (1) EP2009680B1 (en)
JP (1) JP5090253B2 (en)
KR (1) KR100875432B1 (en)
CN (1) CN101315883B (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100155747A1 (en) * 2008-12-18 2010-06-24 Samsung Mobile Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US20100163885A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US20100163856A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US20110121309A1 (en) * 2009-11-20 2011-05-26 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110284837A1 (en) * 2010-05-20 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20110297949A1 (en) * 2010-06-03 2011-12-08 Won-Kyu Lee Organic light emitting display and method of fabricating the same
US20120146032A1 (en) * 2010-12-08 2012-06-14 Samsung Mobile Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US20120299007A1 (en) * 2011-05-26 2012-11-29 Chung Yun-Mo Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US20120305921A1 (en) * 2011-06-03 2012-12-06 Byoung-Keon Park Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20140103351A1 (en) * 2012-10-15 2014-04-17 Innolux Corporation Low Temperature Poly-Silicon Thin Film Transistor, Manufacturing Method thereof, and Display Device
US20140117349A1 (en) * 2012-10-25 2014-05-01 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20140145179A1 (en) * 2012-11-29 2014-05-29 Samsung Display Co., Ltd. Tft, method of manufacturing the tft, and method of manufacturing organic light emitting display device including the tft
US8790967B2 (en) 2007-05-31 2014-07-29 Samsung Display Co., Ltd. Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same
US20140312349A1 (en) * 2011-07-25 2014-10-23 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof and array substrate including the thin film transistor
US9136134B2 (en) * 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
US9196753B2 (en) 2011-04-19 2015-11-24 Micron Technology, Inc. Select devices including a semiconductive stack having a semiconductive material
US9515154B2 (en) 2014-08-06 2016-12-06 Samsung Display Co., Ltd. Thin film transistor, display apparatus comprising the same, method of manufacturing thin film transistor, and method of manufacturing display apparatus
US9960178B2 (en) 2015-03-13 2018-05-01 Toshiba Memory Corporation Semiconductor memory device and method for manufacturing same

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100848341B1 (en) * 2007-06-13 2008-07-25 삼성에스디아이 주식회사 Thin film transistor, fabricating method of the thin film transistor, and organic lighting emitting diode display device comprising the same
KR100889626B1 (en) 2007-08-22 2009-03-20 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, organic light emitting diode display device comprising the same, and fabricating method the same
KR100889627B1 (en) 2007-08-23 2009-03-20 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, and organic light emitting diode display device comprising the same
KR100982310B1 (en) 2008-03-27 2010-09-15 삼성모바일디스플레이주식회사 TFT, fabricating methode of the TFT, and organic lighting emitting diode display device comprising the same
KR100989136B1 (en) 2008-04-11 2010-10-20 삼성모바일디스플레이주식회사 TFT, fabricating methode of the TFT, and organic lighting emitting diode display device comprising the same
KR101002666B1 (en) 2008-07-14 2010-12-21 삼성모바일디스플레이주식회사 Thin film transistor, fabricating methode of the same, and organic lighting emitting diode display device comprising the same
FR2950477A1 (en) * 2009-09-18 2011-03-25 Commissariat Energie Atomique Thin polycrystalline silicon layer forming method for e.g. photovoltaic cell, involves depositing silicon layer on surface of substrate, and exposing substrate and silicon layer to heat treatment suitable to crystallization of silicon
WO2011055496A1 (en) 2009-11-04 2011-05-12 パナソニック株式会社 Display panel device and method for manufacturing the same
KR101733196B1 (en) 2010-09-03 2017-05-25 삼성디스플레이 주식회사 Thin film transistor and method for manufacturing the same and display divce using the same
KR101752400B1 (en) * 2010-09-03 2017-06-30 삼성디스플레이 주식회사 Method of forming polycrystalline silicon layer and thin film transistor and organic light emitting device including the polycrystalline silicon layer
CN102810569A (en) * 2011-06-01 2012-12-05 广东中显科技有限公司 Polycrystalline silicon thin film transistor capable of driving in nickel and adjusting threshold voltage simultaneously
CN102306709A (en) * 2011-09-23 2012-01-04 北京大学 Organic electroluminescent device and preparation method thereof
CN103515200A (en) * 2012-06-15 2014-01-15 无锡华润上华半导体有限公司 Preparation method of thick polysilicon
CN104103643B (en) * 2013-04-08 2017-04-12 群创光电股份有限公司 Preparing a display panel and a thin film transistor comprising a substrate,
JP6106024B2 (en) * 2013-05-21 2017-03-29 株式会社ジャパンディスプレイ Thin film transistor manufacturing method, and a thin film transistor

Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465209A (en) * 1966-07-07 1969-09-02 Rca Corp Semiconductor devices and methods of manufacture thereof
US5637515A (en) * 1993-08-12 1997-06-10 Semiconductor Energy Laboratory Co., Ltd. Method of making thin film transistor using lateral crystallization
US6087206A (en) * 1994-11-22 2000-07-11 Nec Corporation Method of fabricating a top-gate type thin film transistor with dangling bonds of silicon partly combined with hydrogen
US6191449B1 (en) * 1996-09-19 2001-02-20 Kabushiki Kaisha Toshiba SOI based transistor having an independent substrate potential control
US20010025992A1 (en) * 2000-04-03 2001-10-04 Setsuo Nakajima Liquid crystal display device and manufacturing method thereof
US20010041397A1 (en) * 2000-05-11 2001-11-15 Yasumori Fukushima Semiconductor manufacturing method
US20020013114A1 (en) * 1998-08-07 2002-01-31 Hisashi Ohtani Semiconductor device and method of manufacturing the same
US20020016029A1 (en) * 1998-05-26 2002-02-07 Matsushita Electric Industrial Co., Ltd. Thin film transistor and producing method thereof
US6380007B1 (en) * 1998-12-28 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US6399460B1 (en) * 1999-07-12 2002-06-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US20020096681A1 (en) * 1997-12-15 2002-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the semiconductor device
US20020182828A1 (en) * 2001-06-01 2002-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film, semiconductor device and method of their production
US6495857B2 (en) * 1995-07-27 2002-12-17 Semiconductor Energy Laboratory Co., Ltd. Thin film transister semiconductor devices
US6500704B1 (en) * 1995-07-03 2002-12-31 Sanyo Electric Co., Ltd Semiconductor device, display device and method of fabricating the same
US6506669B1 (en) * 1998-06-30 2003-01-14 Matsushita Electric Industrial Co., Ltd. Method of fabricating a thin film transistor
US20030013279A1 (en) * 2001-07-10 2003-01-16 Jin Jang Method for crystallizing amorphous film and method for fabricating LCD by using the same
US20030030108A1 (en) * 2001-05-30 2003-02-13 Matsushita Electric Industrial Co., Ltd. Thin film transistor and method for manufacturing the same
US6531815B1 (en) * 1999-10-01 2003-03-11 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
US20030148561A1 (en) * 2000-03-10 2003-08-07 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device and manufacturing method thereof
US20030155572A1 (en) * 2002-02-19 2003-08-21 Min-Koo Han Thin film transistor and method for manufacturing thereof
US6620661B2 (en) * 1998-07-16 2003-09-16 Sharp Laboratories Of America, Inc. Single crystal TFT from continuous transition metal delivery method
US20030201442A1 (en) * 2002-04-24 2003-10-30 Naoki Makita Semiconductor device and method for fabricating the same
US20040046171A1 (en) * 2000-10-31 2004-03-11 Pt Plus Co. Ltd., A Korean Corporation Thin film transistor including polycrystalline active layer and method for fabricating the same
US6746905B1 (en) * 1996-06-20 2004-06-08 Kabushiki Kaisha Toshiba Thin film transistor and manufacturing process therefor
US20040135180A1 (en) * 2003-01-07 2004-07-15 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US20040164300A1 (en) * 1997-01-20 2004-08-26 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of manufacturing the same
US20040206958A1 (en) * 1996-02-23 2004-10-21 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same
US20050035352A1 (en) * 2003-07-23 2005-02-17 Seiko Epson Corporation Thin film semiconductor element and method of manufacturing the same
US6893503B1 (en) * 1997-03-27 2005-05-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20050105037A1 (en) * 2003-11-17 2005-05-19 Hoon Kim Flat panel display and method for fabricating the same
US20050110022A1 (en) * 2003-11-22 2005-05-26 Hoon Kim Thin film transistor and method for fabricating the same
US20050133867A1 (en) * 1996-10-31 2005-06-23 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of fabricating the same
US20050140841A1 (en) * 2003-12-29 2005-06-30 Lg.Philips Lcd Co.Ltd. Liquid crystal display device and fabricating method thereof
US20050170573A1 (en) * 2001-06-28 2005-08-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20050285111A1 (en) * 2004-06-28 2005-12-29 Shinzo Tsuboi Semiconductor apparatus and manufacturing method thereof
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US20060040438A1 (en) * 2004-08-17 2006-02-23 Jiong-Ping Lu Method for improving the thermal stability of silicide
US7045444B2 (en) * 2000-12-19 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device that includes selectively adding a noble gas element
US20060115948A1 (en) * 2004-11-26 2006-06-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7098089B2 (en) * 2004-05-04 2006-08-29 Woon Suh Paik Method of fabricating poly-silicon thin film transistor using metal induced lateral crystallization
US7130002B2 (en) * 2003-06-28 2006-10-31 Lg.Philips Lcd Co., Ltd. LCD with metal diffused into the insulating layer over the channel area
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20070007529A1 (en) * 1992-10-09 2007-01-11 Semiconductor Energy Laboratory Ltd. Semiconductor device and method for forming the same
US7202143B1 (en) * 2003-10-23 2007-04-10 The Board Of Trustees Of The University Of Arkansas Low temperature production of large-grain polycrystalline semiconductors
US20070181890A1 (en) * 2001-07-17 2007-08-09 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20070207577A1 (en) * 2006-03-06 2007-09-06 Elpida Memory, Inc Semiconductor device and method of manufacturing the same
US20070228420A1 (en) * 2006-03-31 2007-10-04 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile semiconductor memory device and manufacturing method thereof
US20080001228A1 (en) * 2006-06-30 2008-01-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080217620A1 (en) * 2007-03-09 2008-09-11 Samsung Sdi Co., Lt.D Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
US20080246027A1 (en) * 2007-04-06 2008-10-09 Jongyun Kim Organic light emitting display and manufacturing method thereof
US20090008642A1 (en) * 2007-06-08 2009-01-08 Kim Dowan Display device

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2937974A1 (en) 1979-09-20 1981-04-02 Licentia Gmbh A device for electro-optical control of a lichtbuendels
JPS62104173A (en) 1985-10-31 1987-05-14 Fujitsu Ltd Semiconductor device
JP3122177B2 (en) 1991-08-09 2001-01-09 旭硝子株式会社 Thin film transistor and a method of manufacturing the same
JPH06151859A (en) 1992-09-15 1994-05-31 Canon Inc Semiconductor device
JPH07176753A (en) 1993-12-17 1995-07-14 Semiconductor Energy Lab Co Ltd Thin-film semiconductor device and its manufacture
JP3403807B2 (en) 1994-06-02 2003-05-06 松下電器産業株式会社 Thin film transistor and a liquid crystal display device
JPH08255907A (en) 1995-01-18 1996-10-01 Canon Inc Insulated gate transistor and fabrication thereof
US6104040A (en) 1996-03-07 2000-08-15 Hitachi, Ltd. Liquid crystal display having a transistor with doped region in an active semiconductor layer
JPH1012882A (en) 1996-06-20 1998-01-16 Toshiba Corp Thin film transistor and manufacture thereof
JP3545583B2 (en) 1996-12-26 2004-07-21 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
JP3942683B2 (en) 1997-02-12 2007-07-11 株式会社半導体エネルギー研究所 The semiconductor device manufacturing method
JP3717634B2 (en) 1997-06-17 2005-11-16 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
JPH11111992A (en) 1997-09-30 1999-04-23 Toshiba Corp Thin-film transistor, complementary thin-film transistor, and method of manufacturing the thin-film transistor
JPH11261075A (en) 1998-03-13 1999-09-24 Semiconductor Energy Lab Co Ltd Semiconductor device and its manufacture
JP4030193B2 (en) 1998-07-16 2008-01-09 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
JP4376331B2 (en) * 1998-08-07 2009-12-02 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
JP4531177B2 (en) * 1998-12-28 2010-08-25 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
US6624473B1 (en) 1999-03-10 2003-09-23 Matsushita Electric Industrial Co., Ltd. Thin-film transistor, panel, and methods for producing them
US6680487B1 (en) 1999-05-14 2004-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor comprising a TFT provided on a substrate having an insulating surface and method of fabricating the same
JP4270719B2 (en) 1999-06-30 2009-06-03 株式会社東芝 Semiconductor device and manufacturing method thereof
JP2002093745A (en) 2000-09-12 2002-03-29 Matsushita Electric Ind Co Ltd Manufacturing method of semiconductor device
JP2003007719A (en) 2001-06-21 2003-01-10 Matsushita Electric Ind Co Ltd Thin film transistor and display using the same
JP2003075870A (en) 2001-09-06 2003-03-12 Toshiba Corp Plane display device and its manufacturing method
JP2003100633A (en) 2001-09-25 2003-04-04 Sharp Corp Semiconductor device and manufacturing method thereof
JP3600229B2 (en) 2001-10-31 2004-12-15 株式会社半導体エネルギー研究所 A method of manufacturing a field-effect transistor
JP2003188098A (en) 2001-12-13 2003-07-04 Sharp Corp Semiconductor device and its manufacturing method
JP4115153B2 (en) 2002-04-08 2008-07-09 シャープ株式会社 A method of manufacturing a semiconductor device
JP2004022845A (en) 2002-06-17 2004-01-22 Sharp Corp Thin film transistor, its manufacturing method, and display device
KR100515357B1 (en) 2003-08-14 2005-09-15 삼성에스디아이 주식회사 Gate-shorted-to-body thin film transistor and manufacturing method thereof
KR100501706B1 (en) 2003-10-16 2005-07-18 삼성에스디아이 주식회사 Gate-body contact TFT
KR100623247B1 (en) 2003-12-22 2006-09-18 삼성에스디아이 주식회사 flat panel display device and fabrication method of the same
KR100770268B1 (en) 2006-05-18 2007-10-25 삼성에스디아이 주식회사 Fabricating method of pmos thin film transistor
KR100875432B1 (en) 2007-05-31 2008-12-22 삼성모바일디스플레이주식회사 Method of manufacturing a polycrystalline silicon layer, formed by using this thin film transistor, and a method of manufacturing the organic light emitting display comprising the same
KR100848341B1 (en) * 2007-06-13 2008-07-25 삼성에스디아이 주식회사 Thin film transistor, fabricating method of the thin film transistor, and organic lighting emitting diode display device comprising the same
KR100889626B1 (en) 2007-08-22 2009-03-20 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, organic light emitting diode display device comprising the same, and fabricating method the same
KR100889627B1 (en) 2007-08-23 2009-03-20 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, and organic light emitting diode display device comprising the same
KR100982310B1 (en) 2008-03-27 2010-09-15 삼성모바일디스플레이주식회사 TFT, fabricating methode of the TFT, and organic lighting emitting diode display device comprising the same
KR100989136B1 (en) 2008-04-11 2010-10-20 삼성모바일디스플레이주식회사 TFT, fabricating methode of the TFT, and organic lighting emitting diode display device comprising the same
KR101002666B1 (en) 2008-07-14 2010-12-21 삼성모바일디스플레이주식회사 Thin film transistor, fabricating methode of the same, and organic lighting emitting diode display device comprising the same

Patent Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465209A (en) * 1966-07-07 1969-09-02 Rca Corp Semiconductor devices and methods of manufacture thereof
US20070007529A1 (en) * 1992-10-09 2007-01-11 Semiconductor Energy Laboratory Ltd. Semiconductor device and method for forming the same
US5637515A (en) * 1993-08-12 1997-06-10 Semiconductor Energy Laboratory Co., Ltd. Method of making thin film transistor using lateral crystallization
US6087206A (en) * 1994-11-22 2000-07-11 Nec Corporation Method of fabricating a top-gate type thin film transistor with dangling bonds of silicon partly combined with hydrogen
US6500704B1 (en) * 1995-07-03 2002-12-31 Sanyo Electric Co., Ltd Semiconductor device, display device and method of fabricating the same
US6495857B2 (en) * 1995-07-27 2002-12-17 Semiconductor Energy Laboratory Co., Ltd. Thin film transister semiconductor devices
US20040206958A1 (en) * 1996-02-23 2004-10-21 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same
US6746905B1 (en) * 1996-06-20 2004-06-08 Kabushiki Kaisha Toshiba Thin film transistor and manufacturing process therefor
US6191449B1 (en) * 1996-09-19 2001-02-20 Kabushiki Kaisha Toshiba SOI based transistor having an independent substrate potential control
US20050133867A1 (en) * 1996-10-31 2005-06-23 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of fabricating the same
US20040164300A1 (en) * 1997-01-20 2004-08-26 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of manufacturing the same
US6893503B1 (en) * 1997-03-27 2005-05-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20020096681A1 (en) * 1997-12-15 2002-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the semiconductor device
US20020016029A1 (en) * 1998-05-26 2002-02-07 Matsushita Electric Industrial Co., Ltd. Thin film transistor and producing method thereof
US6506669B1 (en) * 1998-06-30 2003-01-14 Matsushita Electric Industrial Co., Ltd. Method of fabricating a thin film transistor
US6620661B2 (en) * 1998-07-16 2003-09-16 Sharp Laboratories Of America, Inc. Single crystal TFT from continuous transition metal delivery method
US20020013114A1 (en) * 1998-08-07 2002-01-31 Hisashi Ohtani Semiconductor device and method of manufacturing the same
US6380007B1 (en) * 1998-12-28 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US6399460B1 (en) * 1999-07-12 2002-06-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6531815B1 (en) * 1999-10-01 2003-03-11 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
US20030148561A1 (en) * 2000-03-10 2003-08-07 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device and manufacturing method thereof
US20010025992A1 (en) * 2000-04-03 2001-10-04 Setsuo Nakajima Liquid crystal display device and manufacturing method thereof
US20010041397A1 (en) * 2000-05-11 2001-11-15 Yasumori Fukushima Semiconductor manufacturing method
US20040046171A1 (en) * 2000-10-31 2004-03-11 Pt Plus Co. Ltd., A Korean Corporation Thin film transistor including polycrystalline active layer and method for fabricating the same
US7045444B2 (en) * 2000-12-19 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device that includes selectively adding a noble gas element
US20030030108A1 (en) * 2001-05-30 2003-02-13 Matsushita Electric Industrial Co., Ltd. Thin film transistor and method for manufacturing the same
US20020182828A1 (en) * 2001-06-01 2002-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film, semiconductor device and method of their production
US20050170573A1 (en) * 2001-06-28 2005-08-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20030013279A1 (en) * 2001-07-10 2003-01-16 Jin Jang Method for crystallizing amorphous film and method for fabricating LCD by using the same
US20070181890A1 (en) * 2001-07-17 2007-08-09 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20030155572A1 (en) * 2002-02-19 2003-08-21 Min-Koo Han Thin film transistor and method for manufacturing thereof
US20030201442A1 (en) * 2002-04-24 2003-10-30 Naoki Makita Semiconductor device and method for fabricating the same
US20040135180A1 (en) * 2003-01-07 2004-07-15 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US7130002B2 (en) * 2003-06-28 2006-10-31 Lg.Philips Lcd Co., Ltd. LCD with metal diffused into the insulating layer over the channel area
US20050035352A1 (en) * 2003-07-23 2005-02-17 Seiko Epson Corporation Thin film semiconductor element and method of manufacturing the same
US7202143B1 (en) * 2003-10-23 2007-04-10 The Board Of Trustees Of The University Of Arkansas Low temperature production of large-grain polycrystalline semiconductors
US20050105037A1 (en) * 2003-11-17 2005-05-19 Hoon Kim Flat panel display and method for fabricating the same
US20050110022A1 (en) * 2003-11-22 2005-05-26 Hoon Kim Thin film transistor and method for fabricating the same
US20050140841A1 (en) * 2003-12-29 2005-06-30 Lg.Philips Lcd Co.Ltd. Liquid crystal display device and fabricating method thereof
US7098089B2 (en) * 2004-05-04 2006-08-29 Woon Suh Paik Method of fabricating poly-silicon thin film transistor using metal induced lateral crystallization
US20050285111A1 (en) * 2004-06-28 2005-12-29 Shinzo Tsuboi Semiconductor apparatus and manufacturing method thereof
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US20060040438A1 (en) * 2004-08-17 2006-02-23 Jiong-Ping Lu Method for improving the thermal stability of silicide
US20060115948A1 (en) * 2004-11-26 2006-06-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20070207577A1 (en) * 2006-03-06 2007-09-06 Elpida Memory, Inc Semiconductor device and method of manufacturing the same
US20070228420A1 (en) * 2006-03-31 2007-10-04 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile semiconductor memory device and manufacturing method thereof
US20080001228A1 (en) * 2006-06-30 2008-01-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080217620A1 (en) * 2007-03-09 2008-09-11 Samsung Sdi Co., Lt.D Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
US20080246027A1 (en) * 2007-04-06 2008-10-09 Jongyun Kim Organic light emitting display and manufacturing method thereof
US20090008642A1 (en) * 2007-06-08 2009-01-08 Kim Dowan Display device

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8790967B2 (en) 2007-05-31 2014-07-29 Samsung Display Co., Ltd. Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same
US8592832B2 (en) * 2008-12-18 2013-11-26 Samsung Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US20100155747A1 (en) * 2008-12-18 2010-06-24 Samsung Mobile Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US8278716B2 (en) * 2008-12-30 2012-10-02 Samsung Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US20100163885A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US20100163856A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US8294158B2 (en) * 2008-12-30 2012-10-23 Samsung Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US9070717B2 (en) * 2009-11-20 2015-06-30 Samsung Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US9576797B2 (en) 2009-11-20 2017-02-21 Samsung Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110121309A1 (en) * 2009-11-20 2011-05-26 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110284837A1 (en) * 2010-05-20 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8624239B2 (en) * 2010-05-20 2014-01-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20110297949A1 (en) * 2010-06-03 2011-12-08 Won-Kyu Lee Organic light emitting display and method of fabricating the same
US8633484B2 (en) * 2010-06-03 2014-01-21 Samsung Display Co., Ltd. Organic light emitting display and method of fabricating the same
US20120146032A1 (en) * 2010-12-08 2012-06-14 Samsung Mobile Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US8624249B2 (en) * 2010-12-08 2014-01-07 Samsung Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US8847231B2 (en) 2010-12-08 2014-09-30 Samsung Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US9196753B2 (en) 2011-04-19 2015-11-24 Micron Technology, Inc. Select devices including a semiconductive stack having a semiconductive material
US9000440B2 (en) * 2011-05-26 2015-04-07 Samsung Display Co., Ltd. Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US20120299007A1 (en) * 2011-05-26 2012-11-29 Chung Yun-Mo Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US8803148B2 (en) * 2011-06-03 2014-08-12 Samsung Display Co., Ltd. Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20120305921A1 (en) * 2011-06-03 2012-12-06 Byoung-Keon Park Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20140312349A1 (en) * 2011-07-25 2014-10-23 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof and array substrate including the thin film transistor
US9136134B2 (en) * 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
US20140103351A1 (en) * 2012-10-15 2014-04-17 Innolux Corporation Low Temperature Poly-Silicon Thin Film Transistor, Manufacturing Method thereof, and Display Device
US9515189B2 (en) * 2012-10-25 2016-12-06 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US9184052B2 (en) * 2012-10-25 2015-11-10 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20140117349A1 (en) * 2012-10-25 2014-05-01 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20160035898A1 (en) * 2012-10-25 2016-02-04 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20140145179A1 (en) * 2012-11-29 2014-05-29 Samsung Display Co., Ltd. Tft, method of manufacturing the tft, and method of manufacturing organic light emitting display device including the tft
US9202896B2 (en) * 2012-11-29 2015-12-01 Samsung Display Co., Ltd. TFT, method of manufacturing the TFT, and method of manufacturing organic light emitting display device including the TFT
US9515154B2 (en) 2014-08-06 2016-12-06 Samsung Display Co., Ltd. Thin film transistor, display apparatus comprising the same, method of manufacturing thin film transistor, and method of manufacturing display apparatus
US9837316B2 (en) 2014-08-06 2017-12-05 Samsung Display Co., Ltd. Method of manufacturing thin film transistor, and method of manufacturing display apparatus
US9960178B2 (en) 2015-03-13 2018-05-01 Toshiba Memory Corporation Semiconductor memory device and method for manufacturing same

Also Published As

Publication number Publication date Type
JP2008300831A (en) 2008-12-11 application
EP2009680A1 (en) 2008-12-31 application
KR100875432B1 (en) 2008-12-22 grant
EP2009680B1 (en) 2015-04-01 grant
CN101315883A (en) 2008-12-03 application
US20120220084A1 (en) 2012-08-30 application
CN101315883B (en) 2010-12-08 grant
KR20080105563A (en) 2008-12-04 application
US8790967B2 (en) 2014-07-29 grant
JP5090253B2 (en) 2012-12-05 grant

Similar Documents

Publication Publication Date Title
US5616506A (en) Semiconductor device having a crystallized silicon thin film in which the crystallization direction is oriented either vertically or horizontally to the current flow direction
US6319761B1 (en) Method of fabricating a thin film transistor
US5962871A (en) Method for producing semiconductor device
US20080258140A1 (en) Thin film transistor including selectively crystallized channel layer and method of manufacturing the thin film transistor
US6160279A (en) Method for producing a semiconductor device including doping with a catalyst that is a group IV element
US20030030108A1 (en) Thin film transistor and method for manufacturing the same
US20060033107A1 (en) Thin film transistor and method of fabricating the same
US20060071211A1 (en) Bottom gate thin film transistor, flat panel display having the same and method of fabricating the same
US20070108472A1 (en) Thin film transistor and method of manufacturing the same
US20060033106A1 (en) Thin film transistor and method of fabricating the same
US20060030085A1 (en) Method of fabricating thin film transistor
US20050105037A1 (en) Flat panel display and method for fabricating the same
US20050275019A1 (en) Thin film transistor and method of fabricating the same
US20050116292A1 (en) Thin film transistor using a metal induced crystallization process and method for fabricating the same and active matrix flat panel display using the thin film transistor
US20080157083A1 (en) Transistor, fabricating method thereof and flat panel display therewith
US7262469B2 (en) Semiconductor device and method for manufacturing the same
US20080224129A1 (en) Flat panel display device and method of manufacturing the same
US20090001380A1 (en) Thin film transistor, method of fabricating the same, organic light emitting diode display device including the same and method of fabricating the same
US6713330B1 (en) Method of fabricating a thin film transistor
US20080217620A1 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
US20090050894A1 (en) Thin film transistor, method of fabricating the same, organic light emitting diode display device haing the tft, and method of fabricating the oled display device
US20100244036A1 (en) Thin film transistor, method of fabricating the same and organic light emitting diode display device including the same
US20080296565A1 (en) Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same
US20090189160A1 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device having the tft
CN101211985A (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG SDI CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, BYOUNG-KEON;SEO, JIN-WOOK;YANG, TAE-HOON;AND OTHERS;REEL/FRAME:021070/0867

Effective date: 20080529

AS Assignment

Owner name: SAMSUNG MOBILE DISPLAY CO., LTD., KOREA, REPUBLIC

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022010/0001

Effective date: 20081209

Owner name: SAMSUNG MOBILE DISPLAY CO., LTD.,KOREA, REPUBLIC O

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022010/0001

Effective date: 20081209