TWI859828B - 配線基板及安裝構造體 - Google Patents
配線基板及安裝構造體 Download PDFInfo
- Publication number
- TWI859828B TWI859828B TW112115820A TW112115820A TWI859828B TW I859828 B TWI859828 B TW I859828B TW 112115820 A TW112115820 A TW 112115820A TW 112115820 A TW112115820 A TW 112115820A TW I859828 B TWI859828 B TW I859828B
- Authority
- TW
- Taiwan
- Prior art keywords
- electrode
- insulating layer
- conductor
- aforementioned
- wiring
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/281—Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
- G01R31/2815—Functional tests, e.g. boundary scans, using the normal I/O contacts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
- H05K1/0251—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance related to vias or transitions between vias and transmission lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/0939—Curved pads, e.g. semi-circular or elliptical pads or lands
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09454—Inner lands, i.e. lands around via or plated through-hole in internal layer of multilayer PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
- H05K2201/09527—Inverse blind vias, i.e. bottoms outwards in multilayer PCB; Blind vias in centre of PCB having opposed bottoms
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09618—Via fence, i.e. one-dimensional array of vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
- H10W70/654—Top-view layouts
- H10W70/655—Fan-out layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/69—Insulating materials thereof
- H10W70/695—Organic materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022074443 | 2022-04-28 | ||
| JP2022-074443 | 2022-04-28 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202410318A TW202410318A (zh) | 2024-03-01 |
| TWI859828B true TWI859828B (zh) | 2024-10-21 |
Family
ID=88518842
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112115820A TWI859828B (zh) | 2022-04-28 | 2023-04-27 | 配線基板及安裝構造體 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US20250267792A1 (https=) |
| EP (1) | EP4518585A1 (https=) |
| JP (1) | JPWO2023210526A1 (https=) |
| KR (1) | KR20240164943A (https=) |
| CN (1) | CN119096701A (https=) |
| TW (1) | TWI859828B (https=) |
| WO (1) | WO2023210526A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI889335B (zh) * | 2024-05-13 | 2025-07-01 | 矽品精密工業股份有限公司 | 承載結構及具有該承載結構之電子封裝件 |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6133134A (en) * | 1997-12-02 | 2000-10-17 | Intel Corporation | Ball grid array integrated circuit package |
| JP2012160560A (ja) * | 2011-01-31 | 2012-08-23 | Kyocer Slc Technologies Corp | 配線基板 |
| TW201536130A (zh) * | 2013-12-04 | 2015-09-16 | 日本特殊陶業股份有限公司 | 內建零件的配線基板及其製造方法 |
| TW201712845A (en) * | 2015-06-26 | 2017-04-01 | Renesas Electronics Corp | Electronic device |
| TW201725681A (zh) * | 2015-10-15 | 2017-07-16 | 瑞薩電子股份有限公司 | 半導體裝置 |
| KR20180000654A (ko) * | 2016-06-23 | 2018-01-03 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| TW201826451A (zh) * | 2016-09-28 | 2018-07-16 | 日商瑞薩電子股份有限公司 | 半導體裝置及其製造方法 |
| TW201903991A (zh) * | 2017-04-10 | 2019-01-16 | 日商瑞薩電子股份有限公司 | 半導體裝置 |
| WO2019082987A1 (ja) * | 2017-10-26 | 2019-05-02 | Tdk株式会社 | 電子部品内蔵構造体 |
| JP2019114675A (ja) * | 2017-12-25 | 2019-07-11 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5361023U (https=) | 1976-10-27 | 1978-05-24 | ||
| JP2001264384A (ja) * | 2000-03-21 | 2001-09-26 | Sumitomo Metal Electronics Devices Inc | 電気特性の測定用基板及びその測定方法 |
| JP2010093155A (ja) * | 2008-10-10 | 2010-04-22 | Nec Corp | 半導体装置及びその製造方法、積層配線基板 |
| JP5361023B2 (ja) * | 2009-10-30 | 2013-12-04 | 京セラSlcテクノロジー株式会社 | 配線基板の高周波信号伝送特性の測定方法およびそれに用いる配線基板 |
-
2023
- 2023-04-21 JP JP2024517278A patent/JPWO2023210526A1/ja active Pending
- 2023-04-21 CN CN202380035062.3A patent/CN119096701A/zh not_active Withdrawn
- 2023-04-21 WO PCT/JP2023/015908 patent/WO2023210526A1/ja not_active Ceased
- 2023-04-21 US US18/859,809 patent/US20250267792A1/en active Pending
- 2023-04-21 KR KR1020247034946A patent/KR20240164943A/ko not_active Withdrawn
- 2023-04-21 EP EP23796268.3A patent/EP4518585A1/en not_active Withdrawn
- 2023-04-27 TW TW112115820A patent/TWI859828B/zh active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6133134A (en) * | 1997-12-02 | 2000-10-17 | Intel Corporation | Ball grid array integrated circuit package |
| JP2012160560A (ja) * | 2011-01-31 | 2012-08-23 | Kyocer Slc Technologies Corp | 配線基板 |
| TW201536130A (zh) * | 2013-12-04 | 2015-09-16 | 日本特殊陶業股份有限公司 | 內建零件的配線基板及其製造方法 |
| TW201712845A (en) * | 2015-06-26 | 2017-04-01 | Renesas Electronics Corp | Electronic device |
| TW201725681A (zh) * | 2015-10-15 | 2017-07-16 | 瑞薩電子股份有限公司 | 半導體裝置 |
| KR20180000654A (ko) * | 2016-06-23 | 2018-01-03 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| TW201826451A (zh) * | 2016-09-28 | 2018-07-16 | 日商瑞薩電子股份有限公司 | 半導體裝置及其製造方法 |
| TW201903991A (zh) * | 2017-04-10 | 2019-01-16 | 日商瑞薩電子股份有限公司 | 半導體裝置 |
| WO2019082987A1 (ja) * | 2017-10-26 | 2019-05-02 | Tdk株式会社 | 電子部品内蔵構造体 |
| JP2019114675A (ja) * | 2017-12-25 | 2019-07-11 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20250267792A1 (en) | 2025-08-21 |
| JPWO2023210526A1 (https=) | 2023-11-02 |
| TW202410318A (zh) | 2024-03-01 |
| WO2023210526A1 (ja) | 2023-11-02 |
| EP4518585A1 (en) | 2025-03-05 |
| CN119096701A (zh) | 2024-12-06 |
| KR20240164943A (ko) | 2024-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8238109B2 (en) | Flex-rigid wiring board and electronic device | |
| KR101109701B1 (ko) | 커패시터 실장 배선 기판 및 그 제조 방법 | |
| JP4901602B2 (ja) | プリント基板の製造方法及びプリント基板 | |
| US8022524B2 (en) | Semiconductor device | |
| US7989706B2 (en) | Circuit board with embedded component and method of manufacturing same | |
| US9277657B2 (en) | Wiring board | |
| KR102742805B1 (ko) | 젖음성 플랭크의 패키지 구조와 그 제작방법 및 수직 패키지 모듈 | |
| KR20080041999A (ko) | 기판, 이를 이용한 반도체 장치, 반도체 장치의 검사방법및 반도체 장치의 제조방법 | |
| US20070169342A1 (en) | Connection pad layouts | |
| JP5311653B2 (ja) | 配線基板 | |
| US20080078571A1 (en) | Device mounting board and semiconductor module | |
| CN100536128C (zh) | 半导体模块及其制造方法 | |
| TWI859828B (zh) | 配線基板及安裝構造體 | |
| TW201417644A (zh) | 多層電路板及其製作方法 | |
| KR101477818B1 (ko) | 배선 회로 기판 및 그 제조 방법 | |
| JP2020088318A (ja) | 配線基板の検査方法及び配線基板の製造方法 | |
| JP4802155B2 (ja) | 配線基板 | |
| US12328857B2 (en) | Electronic component module and method of manufacturing electronic component module | |
| US12289827B2 (en) | Printed board and electronic device | |
| CN119856576A (zh) | 布线基板以及使用该布线基板的安装构造体 | |
| JP7455730B2 (ja) | 配線基板 | |
| JPH10189821A (ja) | 半導体実装用回路基板およびそれを備えた半導体装置 | |
| CN101271879A (zh) | 元件搭载用基板及半导体模块 | |
| WO2026079261A1 (ja) | 配線基板および実装構造体 | |
| WO2025089165A1 (ja) | 配線基板およびそれを用いた実装構造体 |