US20070169342A1 - Connection pad layouts - Google Patents

Connection pad layouts Download PDF

Info

Publication number
US20070169342A1
US20070169342A1 US11/690,595 US69059507A US2007169342A1 US 20070169342 A1 US20070169342 A1 US 20070169342A1 US 69059507 A US69059507 A US 69059507A US 2007169342 A1 US2007169342 A1 US 2007169342A1
Authority
US
United States
Prior art keywords
interconnect
substrate assembly
connection pads
connection
warped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/690,595
Inventor
Noah Lassar
Mohammad Akhavain
Michael Martin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/690,595 priority Critical patent/US20070169342A1/en
Publication of US20070169342A1 publication Critical patent/US20070169342A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09418Special orientation of pads, lands or terminals of component, e.g. radial or polygonal orientation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09427Special relation between the location or dimension of a pad or land and the location or dimension of a terminal
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09709Staggered pads, lands or terminals; Parallel conductors in different planes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • Y10T29/49149Assembling terminal to base by metal fusion bonding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49165Manufacturing circuit on or in base by forming conductive walled aperture in base

Definitions

  • This invention relates to connection assemblies and, in particular, to connection pad layouts.
  • FIG. 1 illustrates a top-view of a substrate assembly 100 and a conventional array 102 of connection pads 104 formed on the substrate assembly 100 .
  • the connection pads are typically laid out in an array 102 such that rows of the connection pads 104 are parallel and collinear.
  • the connection pads 104 are disposed on an upper surface 106 of the substrate assembly 100 to form an electrical connection with thin film wiring formed on a surface of the substrate assembly 100 , or with conductive vias formed within the substrate assembly 100 .
  • the substrate assembly 100 can be formed as a ceramic substrate and implemented to electrically connect semiconductor integrated circuits and other electronic or microelectronic components.
  • the integrated circuits and electronic components can be interconnected by way of conductive vias formed within layers of the ceramic substrate assembly 100 .
  • Interconnect terminals of an integrated circuit or electronic component are soldered, or otherwise affixed with a conductive adhesive, to the connection pads 104 to electrically couple the integrated circuit or electronic component with conductive vias in the substrate assembly 100 .
  • Solder can be pre-formed on an interconnect terminal or on a connection pad 104 and can be reflowed (e.g., heated to a liquid) to provide a conductive bond that electrically couples an interconnect terminal with a respective connection pad 104 . This provides an electrical signal communication path between an electronic component and a conductive via in the substrate assembly 100 (coupled through a connection pad 104 ).
  • FIG. 2 further illustrates the substrate assembly 100 (a top view) and the conventional array 102 of connection pads 104 shown in FIG. 1 .
  • a warped interconnect 200 is shown positioned over the connection pad array 102 to illustrate that interconnect terminals 202 of the warped interconnect 200 do not all align with the conventional array 102 of connection pads 104 .
  • the warped interconnect 200 is shown “transparent” such that the interconnect terminals 202 and the connection pads 104 are “viewable” through the interconnect 200 . Further, FIG. 2 does not show the integrated circuit or electronic component that warped interconnect 200 would interface to the substrate assembly 100 .
  • interconnect terminals 202 at a mid-portion of the interconnect 200 do align with a respective connection pad 104 , such as terminal 202 ( 4 ) which aligns with connection pad 104 ( 4 ), the terminals 202 at the ends of the warped interconnect 200 do not accurately align with a respective connection pad 104 .
  • interconnect terminal 202 ( 1 ) does not accurately align with connection pad 104 ( 1 )
  • interconnect terminal 202 (N) also does not accurately align with a connection pad on the substrate assembly 100 .
  • These misaligned interconnect terminals and connection pads reduce the effectiveness of the electrical connections, and with some of the interconnect terminals, there is no electrical connection.
  • the misaligned interconnect terminal may overlap and electrically connect with the wrong connection pad, as shown in region 204 .
  • the interconnects tend to warp at one or both ends due to manufacturing inaccuracies, material variations, and/or non-uniform shrinkage of the material used to manufacture the interconnects.
  • differential shrinkage of multi-lead interconnects in a two-dimensional array occurs when a thin and long interconnect is fabricated with more coring on one end or the other resulting in non-uniform shrinkage on the end with more plastic or interconnect material.
  • the warped interconnect 200 is positioned over the connection pad array 102 , not all of the interconnect terminals 202 accurately align with the respective connection pads 104 thus reducing the connection density, or manufacturing yields.
  • connection pads A conventional practice to ensure accurate alignment and electrical contact with the interconnect terminals of an electronic component is to oversize all of the connection pads.
  • oversizing the connection pads to accommodate the worst case misalignment limits the number of connection pads that can be formed within the ever diminishing available substrate surface space, thus reducing and limiting the connection density.
  • FIG. 1 illustrates a substrate and a conventional array of connection pads.
  • FIG. 2 illustrates the substrate and conventional array of connection pads shown in FIG. 1 where interconnect terminals of a warped interconnect do not accurately align with the conventional array of connection pads.
  • FIG. 3 illustrates an exemplary connection pad array for a warped interconnect according to one embodiment of connection pad layouts.
  • FIG. 4 further illustrates the exemplary connection pad array shown in FIG. 3 where the connection pads align with interconnect terminals of an interconnect according to one embodiment of connection pad layouts.
  • FIG. 5 illustrates an exemplary connection pad array having connection pads formed into a configuration to align with an interconnect according to one embodiment of connection pad layouts.
  • FIG. 6 further illustrates the exemplary connection pad array shown in FIG. 5 where the connection pads can align with interconnect terminals of a straight interconnect or can align with interconnect terminals of a warped interconnect according to one embodiment of connection pad layouts.
  • FIG. 7 is a flow diagram that illustrates one embodiment of a method of fabricating connection pads for connection to an interconnect that is warped or otherwise has a non-linear alignment of terminals.
  • connection pads can be disposed on a substrate assembly in any number of configurations to accommodate any shape of an interconnect, such as an interconnect that is warped during manufacture for example.
  • the connection pads can be laid out to align with interconnect terminals of warped interconnects without over-sizing or increasing the contact area of the connection pads, which maintains a high connection density.
  • the exemplary connection pad configurations described herein provide that an interconnect having any layout of terminals (e.g., a warped interconnect) will be electrically coupled to conductive vias within a substrate assembly by contact between the interconnect terminals and one or more of the connection pads in a connection pad configuration.
  • FIG. 3 illustrates a top-view of a substrate assembly 300 and an array 302 of connection pads 304 formed on the substrate assembly 300 .
  • the substrate assembly 300 also has an array 306 of connection pads 308 formed on the substrate assembly 300 .
  • the connection pads 304 and 308 are disposed on a surface 310 of the substrate assembly 300 to form an electrical connection with thin film wiring (not shown) formed on a surface of the substrate assembly 300 , or with conductive vias (not shown) formed within the substrate assembly 300 .
  • the substrate assembly 300 can be formed with layered sheets of substrate material such as alumina, glass ceramic aluminum nitride, laminated glass fibers and epoxy for a PC board, layers of polymide for a flex circuit, or any other type of substrate material.
  • the layered substrate sheets can have conductive vias that are filled with a conductive material, plated or otherwise made conductive, to electrically connect each conductive via to a respective connection pad 304 , 308 .
  • the connection pads 304 and 308 , and the vias in substrate assembly 300 are multiple conductors which can be formed with such conductive material as tungsten, molybdenum, copper, conductive adhesive, brazing, or with any other type of conductive material.
  • Substrate assembly 300 which in one embodiment is a layered ceramic substrate, can be manufactured to electrically connect semiconductor integrated circuits and other electronic or microelectronic components, such as printing device components.
  • the integrated circuits and electronic components can be connected by the conductive vias which may function as electrical interconnections and can be formed within the layers of the substrate assembly 300 .
  • the connection pads 304 and 308 can be part of circuitry disposed on the substrate assembly 300 , or can be the connections for implementation within a larger circuit and/or electronic component.
  • connection pads 304 are disposed on substrate assembly 300 in a configuration (e.g., connection pad array 302 ) with a warp variance 312 which in this example, is a distance that one or both ends of an interconnect are displaced from a center of the interconnect.
  • warp variance 312 can also be determined, or measured, as a distance from a center of the connection pad array 302 .
  • a warp variance 312 can be described as one or more of the connection pads 304 having a center that is offset from a line in a direction parallel to a surface of the substrate assembly upon which the connections pads are disposed where the line is defined by a plane perpendicular to the surface of the substrate assembly. Other methods of measuring or determining warp variance may be utilized.
  • connection pad array 302 is laid out such that the connection pads 304 each align with the terminals of an interconnect that is warped on both ends.
  • Connection pad array 306 is laid out such that the connection pads 308 align with the terminals of an interconnect that is straight on one end (aligns with connection pads 308 in region 314 ) and that is warped on the other end (aligns with connection pads 308 in region 316 ).
  • connection pads 304 may be disposed in a configuration such that a line through a center of the connection pads 304 in a row 318 , and a line through a center of the connection pads 308 in a row 320 , is curvilinear or an arc.
  • connection pad arrays 302 and 306 are only two examples of connection pad configurations that can be disposed on substrate assembly 300 to accommodate any shape of warped interconnects having any warp variance 312 .
  • the connection pads 304 and 308 are laid out to align with the terminals of warped interconnects without over-sizing or increasing the contact area of the connection pads to maintain a high connection density when mounting warped interconnect(s) on a substrate assembly.
  • connection pad arrays 302 and 306 are shown having connection pads 304 and 308 , respectively, any number of connection pad arrays which include any number of connection pads can be disposed on substrate assembly 300 .
  • connection pads 304 and 308 are shown as rectangular pads, the connection pads can be implemented as any number of different shapes to align and coincide with any type of interconnect terminals.
  • substrate assembly 300 and the connection pads 304 and 308 are only illustrative and are not shown to scale in the figures.
  • FIG. 4 illustrates the substrate assembly 300 and the connection pads 304 and 308 as shown in FIG. 3 .
  • a warped interconnect 400 is positioned over the connection pads 304 (e.g., connection pad array 302 ) such that interconnect terminals 402 of the warped interconnect 400 align with the connection pads 304 .
  • interconnect terminal 402 ( 1 ) aligns with a respective connection pad 304 ( 1 )
  • interconnect terminal 402 ( 2 ) aligns with a respective connection pad 304 ( 2 )
  • interconnect terminal 402 (N) aligns with a respective connection pad 304 (N).
  • a warp variance 404 in this example, is a distance that each of a first end 406 and a second end 408 of the warped interconnect 400 is displaced from a center of the interconnect 400 due to warping, such as during manufacture.
  • the warp variance 404 substantially aligns with warp variance 312 ( FIG. 3 ) which corresponds to the configuration layout of connection pad array 302 of the connection pads 304 .
  • the interconnect 400 is warped in a direction 410 that is parallel to the surface 310 of the substrate assembly 300 (the surface 310 being the substrate surface that connection pads 304 and 308 are disposed upon).
  • a particular substrate assembly can include any layout of connection pads to align with the interconnect terminals of any warped interconnect.
  • a substrate assembly can include connection pad arrays 302 and 306 to align with the terminals of an interconnect warped at both ends and an interconnect warped at only one end, respectively.
  • FIGS. 5 and 6 illustrate a top-view of a substrate assembly 500 and an array 502 of connection pads 504 formed on the substrate assembly 500 .
  • the substrate assembly 500 also includes an array 506 of connection pads 508 formed on the substrate assembly.
  • Connection pads 504 are configured (e.g., disposed, or otherwise formed, on or in substrate assembly 500 ) to align with interconnect terminals 600 of a warped interconnect 602 (shown in FIG. 6 ).
  • Connection pad array 502 includes one or more connection pads 504 that are extended on one side (e.g., in region 510 ) and which are configured to align with the interconnect terminals 600 of interconnect 602 .
  • the interconnect 602 is warped such that the centers of the interconnect terminals 600 are not in a same plane that is substantially normal to the surface of the interconnect 602 (e.g., the centers of the interconnect terminals 600 are not aligned horizontally along the array 502 of connection pads 504 ).
  • connection pads 508 of connection pad array 506 are extended, or otherwise widened, on both sides to also align with the interconnect terminals of an interconnect (e.g., interconnect 702 ) which may be warped at one end, at both ends, or warped in some other area.
  • interconnect e.g., interconnect 702
  • all of the connection pads 508 are illustrated as being extended on both sides of the pads, any one or more of the connection pads 508 may be extended on one or both sides as applicable to accommodate a connection with an interconnect terminal of an interconnect. Further, any one or more of the connection pads 508 may be extended a distance less or greater than any other connection pad on one and/or both sides.
  • connection pads 504 and 508 are disposed on a surface 512 of the substrate assembly 500 to form an electrical connection with thin film wiring (not shown) formed on a surface of the substrate assembly 500 , or with conductive vias (not shown) formed within the substrate assembly 500 .
  • Connection pad arrays 502 and 506 allow an interconnect having any shape to be electrically coupled to conductive vias within the substrate assembly 500 by contact between the interconnect terminals and one or more of the connection pads 504 and 508 (e.g., using solder).
  • FIG. 7 illustrates a method of fabricating connection pads for connection to an interconnect that is warped, or otherwise has a non-linear alignment of interconnect terminals (e.g., the interconnect terminals are not horizontally centered in a plane that is substantially normal to the surface of the interconnect).
  • the order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method.
  • a substrate assembly is formed having conductive vias.
  • substrate assembly 300 (shown in FIG. 3 ) can be formed with at least a surface 310 , and can be formed as a multilayered ceramic substrate assembly with conductive vias.
  • a warp variance of manufactured interconnects is determined.
  • warped interconnect 400 shown in FIG. 4
  • the warp variance 404 can be determined as a manufacturing tolerance, or deviation, by which connection pad layouts can be designed to accommodate warped interconnects.
  • connection pads are disposed on the substrate assembly in a configuration that aligns each connection pad with a different terminal of a warped interconnect.
  • connection pads 304 and 308 are disposed on substrate assembly 300 in a configuration of connection pad arrays 302 and 306 , respectively.
  • Connection pads 304 each align with a different interconnect terminal 402 (shown in FIG. 4 ) of the interconnect 400 such that the connection pads 304 couple an interconnect terminal 402 with a conductive via in the substrate assembly 300 .
  • the connection pads 304 and 308 can also be formed as solder pads each configured to form a soldered connection that electrically couples a terminal 402 of the interconnect 400 with a conductive via in the substrate assembly 300 .
  • connection pads 304 are disposed on the substrate assembly 300 in the configuration according to the warp variance 404 (shown in FIG. 4 ) of interconnect 400 .
  • connection pad array 302 is laid out with a warp variance 312 that substantially aligns with warp variance 404 of the interconnect 400 .
  • An interconnect can be warped at one end of the interconnect, or the interconnect can be warped at both ends such as interconnect 400 which is warped on a first end 406 and warped on a second end 408 .
  • the interconnect 400 is warped on both ends in a direction 410 that is parallel with surface 310 of the substrate assembly 300 .
  • connection pads 504 and 508 are disposed on substrate assembly 500 in a configuration of connection pad arrays 502 and 506 , respectively.
  • One or more of the connection pads 504 are extended to each align with a different interconnect terminal 600 (shown in FIG. 6 ) of the warped interconnect 602 such that the connection pads 504 couple an interconnect terminal 600 with a conductive via in the substrate assembly 500 .
  • Any number of the connection pads 504 and/or 508 can be widened, or extended, on one or both sides to accommodate the interconnect terminals of an interconnect that may be warped.
  • connection pad layouts has been described in language specific to structural features and/or methods, it is to be understood that the subject of the appended claims is not necessarily limited to the specific features or methods described. Rather, the specific features and methods are disclosed as exemplary implementations of connection pad layouts.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

In an implementation of connection pad layouts, a connection assembly includes a substrate assembly and connection pads disposed thereon. The connection pads form a configuration such that each connection pad is configured to align with a different terminal of an interconnect that is warped or otherwise has a non-linear alignment of terminals.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional application and claims the benefit and priority of U.S. patent application Ser. No. 10/698,604 filed Oct. 31, 2003.
  • TECHNICAL FIELD
  • This invention relates to connection assemblies and, in particular, to connection pad layouts.
  • BACKGROUND
  • FIG. 1 illustrates a top-view of a substrate assembly 100 and a conventional array 102 of connection pads 104 formed on the substrate assembly 100. The connection pads are typically laid out in an array 102 such that rows of the connection pads 104 are parallel and collinear. The connection pads 104 are disposed on an upper surface 106 of the substrate assembly 100 to form an electrical connection with thin film wiring formed on a surface of the substrate assembly 100, or with conductive vias formed within the substrate assembly 100.
  • The substrate assembly 100 can be formed as a ceramic substrate and implemented to electrically connect semiconductor integrated circuits and other electronic or microelectronic components. The integrated circuits and electronic components can be interconnected by way of conductive vias formed within layers of the ceramic substrate assembly 100.
  • Interconnect terminals of an integrated circuit or electronic component are soldered, or otherwise affixed with a conductive adhesive, to the connection pads 104 to electrically couple the integrated circuit or electronic component with conductive vias in the substrate assembly 100. Solder can be pre-formed on an interconnect terminal or on a connection pad 104 and can be reflowed (e.g., heated to a liquid) to provide a conductive bond that electrically couples an interconnect terminal with a respective connection pad 104. This provides an electrical signal communication path between an electronic component and a conductive via in the substrate assembly 100 (coupled through a connection pad 104).
  • FIG. 2 further illustrates the substrate assembly 100 (a top view) and the conventional array 102 of connection pads 104 shown in FIG. 1. A warped interconnect 200 is shown positioned over the connection pad array 102 to illustrate that interconnect terminals 202 of the warped interconnect 200 do not all align with the conventional array 102 of connection pads 104. The warped interconnect 200 is shown “transparent” such that the interconnect terminals 202 and the connection pads 104 are “viewable” through the interconnect 200. Further, FIG. 2 does not show the integrated circuit or electronic component that warped interconnect 200 would interface to the substrate assembly 100.
  • Although the interconnect terminals 202 at a mid-portion of the interconnect 200 do align with a respective connection pad 104, such as terminal 202(4) which aligns with connection pad 104(4), the terminals 202 at the ends of the warped interconnect 200 do not accurately align with a respective connection pad 104. For example, interconnect terminal 202(1) does not accurately align with connection pad 104(1), and interconnect terminal 202(N) also does not accurately align with a connection pad on the substrate assembly 100. These misaligned interconnect terminals and connection pads reduce the effectiveness of the electrical connections, and with some of the interconnect terminals, there is no electrical connection. In addition to the misaligned interconnect terminal 202(N) not having an established electrical connection with a respective connection pad, the misaligned interconnect terminal may overlap and electrically connect with the wrong connection pad, as shown in region 204.
  • Electronic devices continue to be manufactured smaller and/or more portable, yet increasingly are more complex and multi-functional which requires more electrical interconnections between components in the electronic devices. Substrate assemblies in these smaller electronic devices have limited available surface area for component interconnection, while at the same time, more electrical interconnections are needed to implement the many features that are available with these electronic devices. As a result, manufacturers utilize thin and elongated interconnects to electrically connect the components in an electronic device when available substrate surface space is at a premium.
  • When these thin and less rigid interconnects are manufactured, the interconnects tend to warp at one or both ends due to manufacturing inaccuracies, material variations, and/or non-uniform shrinkage of the material used to manufacture the interconnects. For example, differential shrinkage of multi-lead interconnects in a two-dimensional array occurs when a thin and long interconnect is fabricated with more coring on one end or the other resulting in non-uniform shrinkage on the end with more plastic or interconnect material. When the warped interconnect 200 is positioned over the connection pad array 102, not all of the interconnect terminals 202 accurately align with the respective connection pads 104 thus reducing the connection density, or manufacturing yields.
  • A conventional practice to ensure accurate alignment and electrical contact with the interconnect terminals of an electronic component is to oversize all of the connection pads. However, oversizing the connection pads to accommodate the worst case misalignment limits the number of connection pads that can be formed within the ever diminishing available substrate surface space, thus reducing and limiting the connection density.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The same numbers are used throughout the drawings to reference like features and components.
  • FIG. 1 illustrates a substrate and a conventional array of connection pads.
  • FIG. 2 illustrates the substrate and conventional array of connection pads shown in FIG. 1 where interconnect terminals of a warped interconnect do not accurately align with the conventional array of connection pads.
  • FIG. 3 illustrates an exemplary connection pad array for a warped interconnect according to one embodiment of connection pad layouts.
  • FIG. 4 further illustrates the exemplary connection pad array shown in FIG. 3 where the connection pads align with interconnect terminals of an interconnect according to one embodiment of connection pad layouts.
  • FIG. 5 illustrates an exemplary connection pad array having connection pads formed into a configuration to align with an interconnect according to one embodiment of connection pad layouts.
  • FIG. 6 further illustrates the exemplary connection pad array shown in FIG. 5 where the connection pads can align with interconnect terminals of a straight interconnect or can align with interconnect terminals of a warped interconnect according to one embodiment of connection pad layouts.
  • FIG. 7 is a flow diagram that illustrates one embodiment of a method of fabricating connection pads for connection to an interconnect that is warped or otherwise has a non-linear alignment of terminals.
  • DETAILED DESCRIPTION
  • In an embodiment of connection pad layouts, connection pads can be disposed on a substrate assembly in any number of configurations to accommodate any shape of an interconnect, such as an interconnect that is warped during manufacture for example. The connection pads can be laid out to align with interconnect terminals of warped interconnects without over-sizing or increasing the contact area of the connection pads, which maintains a high connection density. The exemplary connection pad configurations described herein provide that an interconnect having any layout of terminals (e.g., a warped interconnect) will be electrically coupled to conductive vias within a substrate assembly by contact between the interconnect terminals and one or more of the connection pads in a connection pad configuration.
  • FIG. 3 illustrates a top-view of a substrate assembly 300 and an array 302 of connection pads 304 formed on the substrate assembly 300. The substrate assembly 300 also has an array 306 of connection pads 308 formed on the substrate assembly 300. The connection pads 304 and 308 are disposed on a surface 310 of the substrate assembly 300 to form an electrical connection with thin film wiring (not shown) formed on a surface of the substrate assembly 300, or with conductive vias (not shown) formed within the substrate assembly 300.
  • The substrate assembly 300 can be formed with layered sheets of substrate material such as alumina, glass ceramic aluminum nitride, laminated glass fibers and epoxy for a PC board, layers of polymide for a flex circuit, or any other type of substrate material. The layered substrate sheets can have conductive vias that are filled with a conductive material, plated or otherwise made conductive, to electrically connect each conductive via to a respective connection pad 304, 308. The connection pads 304 and 308, and the vias in substrate assembly 300, are multiple conductors which can be formed with such conductive material as tungsten, molybdenum, copper, conductive adhesive, brazing, or with any other type of conductive material.
  • Substrate assembly 300, which in one embodiment is a layered ceramic substrate, can be manufactured to electrically connect semiconductor integrated circuits and other electronic or microelectronic components, such as printing device components. The integrated circuits and electronic components can be connected by the conductive vias which may function as electrical interconnections and can be formed within the layers of the substrate assembly 300. The connection pads 304 and 308 can be part of circuitry disposed on the substrate assembly 300, or can be the connections for implementation within a larger circuit and/or electronic component.
  • In an embodiment, connection pads 304 are disposed on substrate assembly 300 in a configuration (e.g., connection pad array 302) with a warp variance 312 which in this example, is a distance that one or both ends of an interconnect are displaced from a center of the interconnect. In another embodiment, warp variance 312 can also be determined, or measured, as a distance from a center of the connection pad array 302. In an additional embodiment, a warp variance 312 can be described as one or more of the connection pads 304 having a center that is offset from a line in a direction parallel to a surface of the substrate assembly upon which the connections pads are disposed where the line is defined by a plane perpendicular to the surface of the substrate assembly. Other methods of measuring or determining warp variance may be utilized.
  • In the example shown in FIG. 3, connection pad array 302 is laid out such that the connection pads 304 each align with the terminals of an interconnect that is warped on both ends. Connection pad array 306 is laid out such that the connection pads 308 align with the terminals of an interconnect that is straight on one end (aligns with connection pads 308 in region 314) and that is warped on the other end (aligns with connection pads 308 in region 316). In another embodiment, connection pads 304 may be disposed in a configuration such that a line through a center of the connection pads 304 in a row 318, and a line through a center of the connection pads 308 in a row 320, is curvilinear or an arc.
  • The connection pad arrays 302 and 306 are only two examples of connection pad configurations that can be disposed on substrate assembly 300 to accommodate any shape of warped interconnects having any warp variance 312. The connection pads 304 and 308 are laid out to align with the terminals of warped interconnects without over-sizing or increasing the contact area of the connection pads to maintain a high connection density when mounting warped interconnect(s) on a substrate assembly.
  • Although only the two connection pad arrays 302 and 306 are shown having connection pads 304 and 308, respectively, any number of connection pad arrays which include any number of connection pads can be disposed on substrate assembly 300. Further, although the connection pads 304 and 308 are shown as rectangular pads, the connection pads can be implemented as any number of different shapes to align and coincide with any type of interconnect terminals. It should also be noted that the substrate assembly 300 and the connection pads 304 and 308 are only illustrative and are not shown to scale in the figures.
  • FIG. 4 illustrates the substrate assembly 300 and the connection pads 304 and 308 as shown in FIG. 3. A warped interconnect 400 is positioned over the connection pads 304 (e.g., connection pad array 302) such that interconnect terminals 402 of the warped interconnect 400 align with the connection pads 304. For example, interconnect terminal 402(1) aligns with a respective connection pad 304(1), interconnect terminal 402(2) aligns with a respective connection pad 304(2), and interconnect terminal 402(N) aligns with a respective connection pad 304(N).
  • A warp variance 404, in this example, is a distance that each of a first end 406 and a second end 408 of the warped interconnect 400 is displaced from a center of the interconnect 400 due to warping, such as during manufacture. The warp variance 404 substantially aligns with warp variance 312 (FIG. 3) which corresponds to the configuration layout of connection pad array 302 of the connection pads 304. The interconnect 400 is warped in a direction 410 that is parallel to the surface 310 of the substrate assembly 300 (the surface 310 being the substrate surface that connection pads 304 and 308 are disposed upon).
  • A particular substrate assembly can include any layout of connection pads to align with the interconnect terminals of any warped interconnect. For example, a substrate assembly can include connection pad arrays 302 and 306 to align with the terminals of an interconnect warped at both ends and an interconnect warped at only one end, respectively.
  • FIGS. 5 and 6 illustrate a top-view of a substrate assembly 500 and an array 502 of connection pads 504 formed on the substrate assembly 500. The substrate assembly 500 also includes an array 506 of connection pads 508 formed on the substrate assembly. Connection pads 504 are configured (e.g., disposed, or otherwise formed, on or in substrate assembly 500) to align with interconnect terminals 600 of a warped interconnect 602 (shown in FIG. 6). Connection pad array 502 includes one or more connection pads 504 that are extended on one side (e.g., in region 510) and which are configured to align with the interconnect terminals 600 of interconnect 602. In this example, the interconnect 602 is warped such that the centers of the interconnect terminals 600 are not in a same plane that is substantially normal to the surface of the interconnect 602 (e.g., the centers of the interconnect terminals 600 are not aligned horizontally along the array 502 of connection pads 504).
  • The connection pads 508 of connection pad array 506 are extended, or otherwise widened, on both sides to also align with the interconnect terminals of an interconnect (e.g., interconnect 702) which may be warped at one end, at both ends, or warped in some other area. Although all of the connection pads 508 are illustrated as being extended on both sides of the pads, any one or more of the connection pads 508 may be extended on one or both sides as applicable to accommodate a connection with an interconnect terminal of an interconnect. Further, any one or more of the connection pads 508 may be extended a distance less or greater than any other connection pad on one and/or both sides.
  • The connection pads 504 and 508 are disposed on a surface 512 of the substrate assembly 500 to form an electrical connection with thin film wiring (not shown) formed on a surface of the substrate assembly 500, or with conductive vias (not shown) formed within the substrate assembly 500. Connection pad arrays 502 and 506 allow an interconnect having any shape to be electrically coupled to conductive vias within the substrate assembly 500 by contact between the interconnect terminals and one or more of the connection pads 504 and 508 (e.g., using solder).
  • FIG. 7 illustrates a method of fabricating connection pads for connection to an interconnect that is warped, or otherwise has a non-linear alignment of interconnect terminals (e.g., the interconnect terminals are not horizontally centered in a plane that is substantially normal to the surface of the interconnect). The order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method.
  • At block 702, a substrate assembly is formed having conductive vias. For example, substrate assembly 300 (shown in FIG. 3) can be formed with at least a surface 310, and can be formed as a multilayered ceramic substrate assembly with conductive vias.
  • At block 704, a warp variance of manufactured interconnects is determined. For example, warped interconnect 400 (shown in FIG. 4) has a warp variance 404 which is a resultant defect when the interconnect 400 is manufactured and/or fabricated. The warp variance 404 can be determined as a manufacturing tolerance, or deviation, by which connection pad layouts can be designed to accommodate warped interconnects.
  • At block 706, connection pads are disposed on the substrate assembly in a configuration that aligns each connection pad with a different terminal of a warped interconnect. For example, connection pads 304 and 308 (shown in FIG. 3) are disposed on substrate assembly 300 in a configuration of connection pad arrays 302 and 306, respectively. Connection pads 304 each align with a different interconnect terminal 402 (shown in FIG. 4) of the interconnect 400 such that the connection pads 304 couple an interconnect terminal 402 with a conductive via in the substrate assembly 300. The connection pads 304 and 308 can also be formed as solder pads each configured to form a soldered connection that electrically couples a terminal 402 of the interconnect 400 with a conductive via in the substrate assembly 300.
  • The connection pads 304 (shown in FIG. 3) are disposed on the substrate assembly 300 in the configuration according to the warp variance 404 (shown in FIG. 4) of interconnect 400. For example, connection pad array 302 is laid out with a warp variance 312 that substantially aligns with warp variance 404 of the interconnect 400. An interconnect can be warped at one end of the interconnect, or the interconnect can be warped at both ends such as interconnect 400 which is warped on a first end 406 and warped on a second end 408. The interconnect 400 is warped on both ends in a direction 410 that is parallel with surface 310 of the substrate assembly 300.
  • Further, connection pads 504 and 508 (shown in FIG. 5) are disposed on substrate assembly 500 in a configuration of connection pad arrays 502 and 506, respectively. One or more of the connection pads 504 are extended to each align with a different interconnect terminal 600 (shown in FIG. 6) of the warped interconnect 602 such that the connection pads 504 couple an interconnect terminal 600 with a conductive via in the substrate assembly 500. Any number of the connection pads 504 and/or 508 can be widened, or extended, on one or both sides to accommodate the interconnect terminals of an interconnect that may be warped.
  • Although connection pad layouts has been described in language specific to structural features and/or methods, it is to be understood that the subject of the appended claims is not necessarily limited to the specific features or methods described. Rather, the specific features and methods are disclosed as exemplary implementations of connection pad layouts.

Claims (7)

1. A method, comprising:
forming a substrate assembly having conductive vias;
determining a warp variance of manufactured interconnects; and
disposing connection pads over the substrate assembly in a configuration according to the warp variance such that each of the connection pads are configured to align with a different terminal of a warped interconnect.
2. A method as recited in claim 1, wherein disposing the connection pads over the substrate assembly includes extending one or more of the connection pads such that each of the connection pads are configured to align with a different terminal of the warped interconnect.
3. A method as recited in claim 1, wherein disposing the connection pads includes forming the connection pads as solder pads each configured to form a soldered connection that electrically couples a terminal of the warped interconnect with a conductive via in the substrate assembly.
4. A method as recited in claim 1, wherein forming the substrate assembly includes forming the substrate assembly as a multilayered ceramic substrate assembly.
5. A method as recited in claim 1, wherein:
forming the substrate assembly includes forming the substrate assembly with at least a first surface; and
disposing the connection pads includes disposing the connection pads on the first surface of the substrate assembly such that each connection pad is configured to align with a different terminal of the warped interconnect which is warped in a direction parallel with the first surface of the substrate assembly.
6. A method as recited in claim 1, wherein:
forming the substrate assembly includes forming the substrate assembly with at least a first surface; and
disposing the connection pads includes disposing the connection pads on the first surface of the substrate assembly such that each connection pad is configured to align with a different terminal of the warped interconnect which has a first end that is warped in a direction parallel with the first surface of the substrate assembly.
7. A method as recited in claim 1, wherein:
forming the substrate assembly includes forming the substrate assembly with at least a first surface; and
disposing the connection pads includes disposing the connection pads on the first surface of the substrate assembly such that each connection pad is configured to align with a different terminal of the warped interconnect which has a first end and a second end that are both warped in a direction parallel with the first surface of the substrate assembly.
US11/690,595 2003-10-31 2007-03-23 Connection pad layouts Abandoned US20070169342A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/690,595 US20070169342A1 (en) 2003-10-31 2007-03-23 Connection pad layouts

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/698,604 US7211736B2 (en) 2003-10-31 2003-10-31 Connection pad layouts
US11/690,595 US20070169342A1 (en) 2003-10-31 2007-03-23 Connection pad layouts

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/698,604 Division US7211736B2 (en) 2003-10-31 2003-10-31 Connection pad layouts

Publications (1)

Publication Number Publication Date
US20070169342A1 true US20070169342A1 (en) 2007-07-26

Family

ID=34550689

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/698,604 Expired - Fee Related US7211736B2 (en) 2003-10-31 2003-10-31 Connection pad layouts
US11/690,595 Abandoned US20070169342A1 (en) 2003-10-31 2007-03-23 Connection pad layouts

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/698,604 Expired - Fee Related US7211736B2 (en) 2003-10-31 2003-10-31 Connection pad layouts

Country Status (1)

Country Link
US (2) US7211736B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110089560A1 (en) * 2009-10-20 2011-04-21 Taiwan Semiconductor Manufacturing Company, Ltd. Non-Uniform Alignment of Wafer Bumps with Substrate Solders
CN105301851A (en) * 2014-06-17 2016-02-03 三星显示有限公司 Array substrate and method of mounting integrated circuit using the same
US20220053633A1 (en) * 2016-12-21 2022-02-17 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Embedding Component in Component Carrier by Component Fixation Structure

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7433201B2 (en) * 2000-09-08 2008-10-07 Gabe Cherian Oriented connections for leadless and leaded packages
TWI402566B (en) * 2008-12-18 2013-07-21 Chunghwa Picture Tubes Ltd Pad region having conductive wire pattern and method of monitoring the bonding error of a film
KR102340738B1 (en) * 2014-09-02 2021-12-17 삼성디스플레이 주식회사 Curved display apparatus
KR102562586B1 (en) * 2015-11-04 2023-08-03 삼성디스플레이 주식회사 Printed circuit board and display apparatus including the same
KR102595086B1 (en) * 2016-07-08 2023-10-27 삼성디스플레이 주식회사 Display device and method for manufacturing the same
KR20220149002A (en) * 2021-04-29 2022-11-08 삼성디스플레이 주식회사 Display device

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4600970A (en) * 1984-05-29 1986-07-15 Rca Corporation Leadless chip carriers having self-aligning mounting pads
US5019997A (en) * 1989-06-05 1991-05-28 General Electric Company Adaptive lithography accommodation of tolerances in chip positioning in high density interconnection structures
US5315485A (en) * 1992-09-29 1994-05-24 Mcnc Variable size capture pads for multilayer ceramic substrates and connectors therefor
US5324569A (en) * 1993-02-26 1994-06-28 Hewlett-Packard Company Composite transversely plastic interconnect for microchip carrier
US5375041A (en) * 1992-12-02 1994-12-20 Intel Corporation Ra-tab array bump tab tape based I.C. package
US5381307A (en) * 1992-06-19 1995-01-10 Motorola, Inc. Self-aligning electrical contact array
US5435482A (en) * 1994-02-04 1995-07-25 Lsi Logic Corporation Integrated circuit having a coplanar solder ball contact array
US5484963A (en) * 1993-12-10 1996-01-16 Ngk Spark Plug Co., Ltd. Ceramic substrate provided with metallized layers for connection with chip, circuit board, or the like
US5641946A (en) * 1995-07-05 1997-06-24 Anam Industrial Co., Ltd. Method and circuit board structure for leveling solder balls in ball grid array semiconductor packages
US5777855A (en) * 1996-06-18 1998-07-07 Eastman Kodak Company Method and apparatus for connecting flexible circuits to printed circuit boards
US5798567A (en) * 1997-08-21 1998-08-25 Hewlett-Packard Company Ball grid array integrated circuit package which employs a flip chip integrated circuit and decoupling capacitors
US5951304A (en) * 1997-05-21 1999-09-14 General Electric Company Fanout interconnection pad arrays
US6113216A (en) * 1996-08-09 2000-09-05 Hewlett-Packard Company Wide array thermal ink-jet print head
US20010033017A1 (en) * 2000-01-20 2001-10-25 Ang Technologies Inc. Chip package and method of making and testing the same
US6422688B2 (en) * 1999-08-30 2002-07-23 Hewlett-Packard Company Segmented resistor inkjet drop generator with current crowding reduction
US6452112B1 (en) * 1998-10-19 2002-09-17 Alps Electric Co., Ltd. Electronic circuit unit useful for portable telephone, etc., and a method of manufacturing the same
US6472607B1 (en) * 1999-02-26 2002-10-29 Canon Kabushiki Kaisha Electronic circuit board with known flow soldering warp direction
US6558199B2 (en) * 2000-07-06 2003-05-06 Alps Electric Co., Ltd. Connector device for card with a plurality of connection terminals different in length
US6974330B2 (en) * 2002-08-08 2005-12-13 Micron Technology, Inc. Electronic devices incorporating electrical interconnections with improved reliability and methods of fabricating same

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4600970A (en) * 1984-05-29 1986-07-15 Rca Corporation Leadless chip carriers having self-aligning mounting pads
US5019997A (en) * 1989-06-05 1991-05-28 General Electric Company Adaptive lithography accommodation of tolerances in chip positioning in high density interconnection structures
US5381307A (en) * 1992-06-19 1995-01-10 Motorola, Inc. Self-aligning electrical contact array
US5315485A (en) * 1992-09-29 1994-05-24 Mcnc Variable size capture pads for multilayer ceramic substrates and connectors therefor
US5412537A (en) * 1992-09-29 1995-05-02 Mcnc Electrical connector including variably spaced connector contacts
US5375041A (en) * 1992-12-02 1994-12-20 Intel Corporation Ra-tab array bump tab tape based I.C. package
US5324569A (en) * 1993-02-26 1994-06-28 Hewlett-Packard Company Composite transversely plastic interconnect for microchip carrier
US5484963A (en) * 1993-12-10 1996-01-16 Ngk Spark Plug Co., Ltd. Ceramic substrate provided with metallized layers for connection with chip, circuit board, or the like
US5745986A (en) * 1994-02-04 1998-05-05 Lsi Logic Corporation Method of planarizing an array of plastically deformable contacts on an integrated circuit package to compensate for surface warpage
US5435482A (en) * 1994-02-04 1995-07-25 Lsi Logic Corporation Integrated circuit having a coplanar solder ball contact array
US5641946A (en) * 1995-07-05 1997-06-24 Anam Industrial Co., Ltd. Method and circuit board structure for leveling solder balls in ball grid array semiconductor packages
US5777855A (en) * 1996-06-18 1998-07-07 Eastman Kodak Company Method and apparatus for connecting flexible circuits to printed circuit boards
US6113216A (en) * 1996-08-09 2000-09-05 Hewlett-Packard Company Wide array thermal ink-jet print head
US5951304A (en) * 1997-05-21 1999-09-14 General Electric Company Fanout interconnection pad arrays
US5798567A (en) * 1997-08-21 1998-08-25 Hewlett-Packard Company Ball grid array integrated circuit package which employs a flip chip integrated circuit and decoupling capacitors
US6452112B1 (en) * 1998-10-19 2002-09-17 Alps Electric Co., Ltd. Electronic circuit unit useful for portable telephone, etc., and a method of manufacturing the same
US6472607B1 (en) * 1999-02-26 2002-10-29 Canon Kabushiki Kaisha Electronic circuit board with known flow soldering warp direction
US6422688B2 (en) * 1999-08-30 2002-07-23 Hewlett-Packard Company Segmented resistor inkjet drop generator with current crowding reduction
US20010033017A1 (en) * 2000-01-20 2001-10-25 Ang Technologies Inc. Chip package and method of making and testing the same
US6558199B2 (en) * 2000-07-06 2003-05-06 Alps Electric Co., Ltd. Connector device for card with a plurality of connection terminals different in length
US6974330B2 (en) * 2002-08-08 2005-12-13 Micron Technology, Inc. Electronic devices incorporating electrical interconnections with improved reliability and methods of fabricating same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110089560A1 (en) * 2009-10-20 2011-04-21 Taiwan Semiconductor Manufacturing Company, Ltd. Non-Uniform Alignment of Wafer Bumps with Substrate Solders
US8446007B2 (en) * 2009-10-20 2013-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Non-uniform alignment of wafer bumps with substrate solders
US8835193B2 (en) 2009-10-20 2014-09-16 Taiwan Semiconductor Manufacturing Company, Ltd. Non-uniform alignment of wafer bumps with substrate solders
CN105301851A (en) * 2014-06-17 2016-02-03 三星显示有限公司 Array substrate and method of mounting integrated circuit using the same
US20220053633A1 (en) * 2016-12-21 2022-02-17 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Embedding Component in Component Carrier by Component Fixation Structure
US12075561B2 (en) * 2016-12-21 2024-08-27 AT&SAustria Technologie & Systemtechnik AG Embedding component in component carrier by component fixation structure

Also Published As

Publication number Publication date
US7211736B2 (en) 2007-05-01
US20050094382A1 (en) 2005-05-05

Similar Documents

Publication Publication Date Title
US20070169342A1 (en) Connection pad layouts
US7372131B2 (en) Routing element for use in semiconductor device assemblies
US7989706B2 (en) Circuit board with embedded component and method of manufacturing same
US20190259733A1 (en) Semiconductor package
US6501157B1 (en) Substrate for accepting wire bonded or flip-chip components
US5375042A (en) Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit
US7335995B2 (en) Microelectronic assembly having array including passive elements and interconnects
US7652381B2 (en) Interconnect system without through-holes
US7019221B1 (en) Printed wiring board
JPH07193096A (en) Device for interconnection of stepped multilayer
KR100625064B1 (en) High wireability microvia substrate
US20020170901A1 (en) Equipotential fault tolerant integrated circuit heater
US6054652A (en) Thin-film multi-layer substrate and electronic device
US20080078571A1 (en) Device mounting board and semiconductor module
US6437436B2 (en) Integrated circuit chip package with test points
KR101477818B1 (en) Printed circuit board and method of manufacturing the same
US6537852B2 (en) Spacer - connector stud for stacked surface laminated multichip modules and methods of manufacture
KR100735838B1 (en) Method for forming integrated circuit module and integrated circuit module therefore
TWI708336B (en) 3d electronic module comprising a stack of ball grid array packages
US7022913B2 (en) Electronic component, method of manufacturing the electronic component, and electronic apparatus
WO2021149836A1 (en) Semiconductor apparatus, and inspection device for same
JPH07297359A (en) Multi-chip module and connector for the same
US20240235071A9 (en) Circuit module
US20050140008A1 (en) Electronic circuit unit and method of fabricating the same
JPH0311568A (en) Conductive pad and its manufacture

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION