TWI402566B - Pad region having conductive wire pattern and method of monitoring the bonding error of a film - Google Patents

Pad region having conductive wire pattern and method of monitoring the bonding error of a film Download PDF

Info

Publication number
TWI402566B
TWI402566B TW097149371A TW97149371A TWI402566B TW I402566 B TWI402566 B TW I402566B TW 097149371 A TW097149371 A TW 097149371A TW 97149371 A TW97149371 A TW 97149371A TW I402566 B TWI402566 B TW I402566B
Authority
TW
Taiwan
Prior art keywords
film
displacement
pad region
mark
marks
Prior art date
Application number
TW097149371A
Other languages
Chinese (zh)
Other versions
TW201024837A (en
Inventor
Yin Hsiang Teng
Han Tung Hsu
Original Assignee
Chunghwa Picture Tubes Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chunghwa Picture Tubes Ltd filed Critical Chunghwa Picture Tubes Ltd
Priority to TW097149371A priority Critical patent/TWI402566B/en
Priority to US12/430,905 priority patent/US8144472B2/en
Publication of TW201024837A publication Critical patent/TW201024837A/en
Application granted granted Critical
Publication of TWI402566B publication Critical patent/TWI402566B/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/04Structural and physical details of display devices
    • G09G2300/0421Structural details of the set of electrodes
    • G09G2300/0426Layout of electrodes and connections

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)

Description

具有導線圖案之接墊區以及監控膜材貼附偏差之方法Pad area with wire pattern and method for monitoring film attachment deviation

本發明提供一種接墊區之導線圖案與一種監控膜材貼附偏差之方法,尤指一種可用來當作監控膜材貼附偏差之參考基準之接墊區導線圖案及其監控貼附偏差之方法。The invention provides a method for attaching deviation between a wire pattern of a pad region and a monitoring film, in particular to a wire pattern of a pad region which can be used as a reference for monitoring the adhesion of the film material and its monitoring and attaching deviation. method.

一般液晶顯示面板(liquid crystal display,LCD)之製程,係先分別製作一陣列基板與一彩色濾光片基板,其中該陣列基板的製作方式係包括數道薄膜沉積、微影及蝕刻等半導體製程,以製作出薄膜電晶體陣列,而彩色濾光片基板則係在基板上製作出對應於薄膜電晶體而呈陣列排列之彩色濾光片。當陣列基板與彩色濾光片基板分別製作完成後,再進行相互貼合及切割裂片。Generally, a liquid crystal display (LCD) process is to separately fabricate an array substrate and a color filter substrate, wherein the array substrate is formed by a plurality of semiconductor processes such as thin film deposition, lithography, and etching. In order to fabricate a thin film transistor array, the color filter substrate is formed on the substrate to form a color filter arranged in an array corresponding to the thin film transistor. After the array substrate and the color filter substrate are separately fabricated, they are bonded to each other and the lobes are cut.

請參考第1圖,第1圖為一習知LCD面板10的示意圖,其包含一彩色濾光片基板12以及一陣列基板14,其中彩色濾光片基板12較小於陣列基板14,因此彩色濾光片基板12會暴露出部分之陣列基板14,陣列基板14沒有被彩色濾光片基板12覆蓋之部分通常稱為非顯示區16。非顯示區16內設置有複數個端子部(terminal),用來將LCD面板10內部如掃瞄線或訊號線之導線電連接於外部之控制電路。請參考第2圖,第2圖為習知LCD面板10之一端子部20的部分示意圖。一般而言,端子部20包含一開口部22與一引線部24,其中開口部22之主要功能為傳遞外部控制訊號給LCD面板10之內部導線。因此,在完成LCD面板10之製作後,通常會將如印刷電路板(printing wire board,PWB)之膜材貼附在非顯示區16上,利用膜材上的導線圖案電連接於開口部22以傳遞外部訊號。如第3圖所示,當膜材(圖未示)被貼附於非顯示區16時,膜材表面之傳導圖案26應對準覆蓋於端子部20之中央部分,使得傳導圖案26距離開口部22兩側之距離d1、d2皆相等。Please refer to FIG. 1 . FIG. 1 is a schematic diagram of a conventional LCD panel 10 including a color filter substrate 12 and an array substrate 14 , wherein the color filter substrate 12 is smaller than the array substrate 14 , thus The filter substrate 12 exposes a portion of the array substrate 14, and the portion of the array substrate 14 that is not covered by the color filter substrate 12 is generally referred to as a non-display area 16. A plurality of terminals are disposed in the non-display area 16 for electrically connecting the wires of the LCD panel 10 such as the scan lines or the signal lines to an external control circuit. Please refer to FIG. 2, which is a partial schematic view of a terminal portion 20 of a conventional LCD panel 10. Generally, the terminal portion 20 includes an opening portion 22 and a lead portion 24, wherein the main function of the opening portion 22 is to transmit an external control signal to the internal wires of the LCD panel 10. Therefore, after the fabrication of the LCD panel 10 is completed, a film material such as a printed wiring board (PWB) is usually attached to the non-display area 16 and electrically connected to the opening portion 22 by a wire pattern on the film material. To pass external signals. As shown in FIG. 3, when a film (not shown) is attached to the non-display area 16, the conductive pattern 26 of the film surface should be aligned to cover the central portion of the terminal portion 20 such that the conductive pattern 26 is spaced from the opening portion. The distances d1 and d2 on both sides of 22 are equal.

然而,在貼附膜材的過程中,難免會因為機台對位等因素而造成貼附位置上的偏差,如第4圖所示,由於發生了膜材貼附偏差,因此膜材上的傳導圖案26向右偏移,使得傳導圖案26與開口部22之左側距離d1較大於傳導圖案26與開口部22之右側距離d2。由上可知,由於現行貼附膜材之技術無法有效避免貼附偏差之問題,所以在生產線上必須針對膜材的貼附偏差進行監控量測。現行檢測膜材貼附偏差之方法主要有三種,其一是使用包含電荷耦合裝置(charge coupled device,CCD)感測器之量測儀器來進行量測,檢測員必須利用CCD感測器來搜尋非顯示區16內是否發生膜材貼附偏差之問題,然後再透過CCD感測器本身的刻度尺計算膜材的偏移量。然而此種量測方式之缺點包括必須將LCD面板10特別傳送到具有量測儀器的機台上才能進行量測,且檢測員必須使用CCD感測器來搜尋量測標的之位置,有可能搜尋不到且耗費時間。再者,量測儀器也必須具有一定之規格要求,例如需內建量測程式與具有量測刻度。此外,此種量測方式亦可能會有精確度之疑慮。However, in the process of attaching the film, it is inevitable that the position of the attachment will be deviated due to factors such as the alignment of the machine. As shown in Fig. 4, the deviation of the film is caused by the deviation of the film. The conductive pattern 26 is shifted to the right such that the left side distance d1 of the conductive pattern 26 and the opening portion 22 is larger than the right side distance d2 of the conductive pattern 26 and the opening portion 22. As can be seen from the above, since the current technique of attaching a film material cannot effectively avoid the problem of adhesion deviation, it is necessary to monitor and measure the adhesion deviation of the film on the production line. There are three main methods for detecting the adhesion of film materials. One is to use a measuring instrument including a charge coupled device (CCD) sensor for measurement. The inspector must use a CCD sensor to search. Whether or not the film attachment deviation occurs in the non-display area 16, and then the offset of the film is calculated by the scale of the CCD sensor itself. However, the disadvantages of this measurement method include that the LCD panel 10 must be specially transferred to the machine with the measuring instrument for measurement, and the inspector must use the CCD sensor to search for the position of the measuring target, possibly searching. Not enough and time consuming. Furthermore, the measuring instrument must also have certain specifications, such as a built-in measurement program and a measurement scale. In addition, such measurement methods may also have doubts about accuracy.

第二種習知量測膜材貼附偏差的方法是檢測員直接以量測工具量測端子部20與貼附膜材後傳導圖案26之貼附偏差值,經由量測傳導圖案26與開口部22之左側距離d1與右側距離d2可得知是否發生膜材貼附偏差、向右或向左偏差了多少距離。然而,此種量測方式的缺點包括量測程序麻煩費時且精確度不足。The second conventional method for measuring the deviation of the film material is that the inspector directly measures the adhesion deviation value of the terminal portion 20 and the post-adhesive film-conducting pattern 26 by the measuring tool, and measures the conductive pattern 26 and the opening. The left side distance d1 and the right side distance d2 of the portion 22 indicate whether or not the film attachment deviation occurs, and how much distance is shifted to the right or left. However, the disadvantages of this type of measurement include that the measurement procedure is time consuming and insufficiently accurate.

另一方面,第三種習知量測膜材貼附偏差的方法是利用偏移量測標記來量測膜材發生多少距離之偏差。首先在陣列基板14以曝光成像之方式形成偏移量測標記30,如第5圖所示,偏移量測標記30包含三個次標記30a、30b、30c,分別為一頂角朝上之三角圖案,並在膜材上形成具有反三角圖案之偏移量測標記32。當膜材被貼附在端子部20上而沒有發生偏差時(如第5圖左側端子部20和傳導圖案26之相對關係),則膜材上的偏移量測標記32下方之頂角會剛好對正於偏移量測標記30之中心,亦即對準於中間之次標記30b的頂角。請參考第6圖,第6圖則顯示出當膜材發生貼附偏差時的情形,如第6圖左側所示,所貼附之膜材向右偏移了一些距離,此時膜材上的偏移量測標記32剛好對應到次標記30c之頂腳,因此可知道膜材向右偏移了3微米(micrometer,um)。然而,利用此種方式量測膜材偏移量之方法仍有其缺點:由於受限於曝光機台的成像能力,因此無法形成小於3微米之圖案,而且三角圖案之尖角部分也無法完全的成像,可能會接近圓角圖案,影響到量測偏移量的精確性。On the other hand, the third conventional method of measuring the adhesion of the film is to use the offset measurement mark to measure the deviation of the distance of the film. First, the offset measurement mark 30 is formed on the array substrate 14 by exposure imaging. As shown in FIG. 5, the offset measurement mark 30 includes three sub-marks 30a, 30b, and 30c, respectively, with a top angle facing upward. A triangular pattern is formed and an offset measurement mark 32 having an inverse triangular pattern is formed on the film. When the film material is attached to the terminal portion 20 without deviation (such as the relative relationship between the left terminal portion 20 and the conductive pattern 26 in FIG. 5), the apex angle below the offset measurement mark 32 on the film material is Just right at the center of the offset measurement mark 30, that is, aligned with the apex angle of the intermediate mark 30b. Please refer to Figure 6 and Figure 6 shows the situation when the film is attached with a deviation. As shown on the left side of Figure 6, the attached film is offset to the right by some distance. The offset measurement mark 32 corresponds to the top of the secondary mark 30c, so that the film is shifted to the right by 3 micrometers (um). However, the method of measuring the offset of the film by this method still has its disadvantages: due to the limitation of the imaging capability of the exposure machine, a pattern of less than 3 micrometers cannot be formed, and the sharp corner portion of the triangular pattern cannot be completely The imaging may be close to the fillet pattern, affecting the accuracy of the measurement offset.

因此,如何以簡單又有效率之方法判斷是否發生膜材貼附偏差與量測膜材的貼附偏差值,仍為LCD面板業界之一重要課題。Therefore, how to judge whether the film adhesion deviation and the measurement film adhesion deviation value occur in a simple and efficient manner is still an important issue in the LCD panel industry.

本發明之主要目的,在於提供一種接墊區之特殊導線圖案以及一種利用該導線圖案進行監控膜材貼附偏差之方法,以提高量測膜材偏貼偏差之效率與正確性,解決習知量測膜材貼附偏差方法因程序耗時而造成效率較低且無法掌握精確度之問題。The main object of the present invention is to provide a special wire pattern of a pad area and a method for monitoring the adhesion deviation of the film material by using the wire pattern, so as to improve the efficiency and correctness of measuring the deviation of the film material, and solving the conventional problem. The measurement method of the film attachment deviation is inefficient due to the time consuming of the program and the problem of the accuracy cannot be grasped.

根據本發明之申請專利範圍,係提供一種接墊區內之導線圖案,其包含複數個端子部,沿著一第一方向排列且彼此並排於一接墊區內,各該端子部分別包含一開口部與一引線部。各開口部具有至少一開口部側邊,而各引線部係連接相對應之開口部側邊。各引線部與相對應之開口部的相對位置係隨該端子部在接墊區內之配置位置而變化。According to the patent application scope of the present invention, a wire pattern in a pad region is provided, which includes a plurality of terminal portions arranged along a first direction and arranged side by side in a pad region, each of the terminal portions respectively including a The opening portion and a lead portion. Each of the openings has at least one side of the opening, and each of the lead portions is connected to a corresponding side of the opening. The relative positions of the lead portions and the corresponding opening portions vary depending on the arrangement positions of the terminal portions in the pad region.

根據本發明之申請專利範圍,另揭露一種監控膜材貼附偏差之方法。首先提供一膜材,其表面具有複數個傳導圖案,接著提供一表面欲貼附該膜材之標的區域,其包含複數個基準標記與複數個位移標記。該等基準標記係沿著一第一方向排列且彼此並排於該標的區域內,且各基準標記分別對應於一傳導圖案。每一位移標記係分別連接於一基準標記,其中各位移標記與相對應之各該基準標記的相對位置係隨該基準標記在標的區域內之配置位置而變化。然後,將膜材貼附於該標的區域上,再觀察該等傳導圖案與位移標記之相對位置以及其對應之基準標記在該標的區域內之位置,以判斷該膜材是否有貼附偏差。In accordance with the scope of the present invention, a method of monitoring the adhesion of a film is disclosed. A film is first provided having a plurality of conductive patterns on its surface, followed by a surface to which the surface of the film is to be attached, comprising a plurality of fiducial marks and a plurality of displacement marks. The fiducial marks are arranged along a first direction and are juxtaposed to each other in the target area, and each of the fiducial marks respectively corresponds to a conductive pattern. Each of the displacement marks is respectively connected to a reference mark, wherein a relative position of each of the displacement marks and the corresponding one of the reference marks varies according to a position of the reference mark in the target area. Then, the film is attached to the target area, and the relative position of the conductive pattern and the displacement mark and the position of the corresponding reference mark in the target area are observed to determine whether the film has a deviation.

請參考第7圖,第7圖為本發明接墊區之導線圖案應用於一LCD面板50的示意圖。LCD面板50包含一陣列基板52與一彩色濾光片基板54,陣列基板52未被彩色濾光片基板54覆蓋之區域係定義為非顯示區56,非顯示區56上設有複數個接墊區58(第7圖中僅畫出訊號線側之接墊區),用來設置端子部,以與外部電路電連接而驅動LCD面板50。Please refer to FIG. 7. FIG. 7 is a schematic view showing the application of the wire pattern of the pad region of the present invention to an LCD panel 50. The LCD panel 50 includes an array substrate 52 and a color filter substrate 54. The area of the array substrate 52 not covered by the color filter substrate 54 is defined as a non-display area 56, and the non-display area 56 is provided with a plurality of pads. A region 58 (only the pad region on the signal line side is shown in Fig. 7) for arranging the terminal portion to electrically connect with an external circuit to drive the LCD panel 50.

請參考第8圖,第8圖為本發明一接墊區58內之導線圖案60的放大示意圖。導線圖案60包含複數個端子部62彼此平行於圖中所示之Y方向,且沿著圖中所示X方向並排排列。各端子部62分別包含一開口部64與一引線部66。開口部64係可用來傳遞訊號,電連接於後續貼附至陣列基板52表面之膜材的傳導圖案。引線部66則是在LCD面板50進行磨邊導角製程時,提供位置辨識之功能,此外,在磨邊導角製程之前,引線部66亦可電連接一靜電消除裝置,例如一環狀短路結構(short ring),以防止靜電破壞。因此,包含開口部64與引線部66之端子部62較佳包含如金屬材料之導電材料,且在開口部64之內包含複數個接觸洞結構68,用來電連接陣列基板52上不同導電材料層。此外,每一開口部64具有相同之寬度S1,每一引線部66亦具有相同之寬度S2,且各開口部64皆包含一開口部側邊64a,而各引線部66係分別與所對應之開口部64連接於其開口部側邊64a,然而,本發明之各引線部66與相對應之開口部64的相對位置係隨其端子部62在接墊區58內之配置位置而變化。Please refer to FIG. 8. FIG. 8 is an enlarged schematic view of a conductor pattern 60 in a pad region 58 of the present invention. The wire pattern 60 includes a plurality of terminal portions 62 which are parallel to each other in the Y direction shown in the drawing, and are arranged side by side along the X direction shown in the drawing. Each of the terminal portions 62 includes an opening portion 64 and a lead portion 66. The opening portion 64 is configured to transmit a signal electrically connected to a conductive pattern of a subsequent film attached to the surface of the array substrate 52. The lead portion 66 provides the function of position recognition when the LCD panel 50 performs the edging process. Further, before the edging process, the lead portion 66 can be electrically connected to a static elimination device, such as a ring short circuit. Short ring to prevent electrostatic damage. Therefore, the terminal portion 62 including the opening portion 64 and the lead portion 66 preferably comprises a conductive material such as a metal material, and includes a plurality of contact hole structures 68 in the opening portion 64 for electrically connecting different conductive material layers on the array substrate 52. . In addition, each of the openings 64 has the same width S1, and each of the lead portions 66 has the same width S2, and each of the openings 64 includes an opening side 64a, and each of the lead portions 66 respectively corresponds to The opening portion 64 is connected to the opening side edge 64a. However, the relative positions of the lead portions 66 of the present invention and the corresponding opening portion 64 vary depending on the arrangement position of the terminal portion 62 in the pad region 58.

為進一步說明端子部62與開口部64之相對位置之變化,以下係以不同代號來表示接墊區58內不同位置之引線部66。若在接墊區58定義出一基準線C平行於Y方向,其中基準線C較佳為接墊區58之中心線,則位於基準線C左側之端子部62的引線部66由基準線C至外側依序以代號L1、L2、L3、L4、L5、L6表示,而位於基準線C右側之端子部62的引線部66由基準線C至外側依序以代號R1、R2、R3、R4、R5、R6表示。由第8圖可知,相對於各開口部64,則由基準線C至接墊區58外側之引線部R1、R2、R3、R4、R5、R6係依序由基準線C向右側多偏移一單位長度。同樣地,由基準線C至接墊區58外側之引線部L1、L2、L3、L4、L5、L6係較對應之開口部64依序向左側多偏移一單位長度,直至開口部64之左側邊緣。In order to further explain the change in the relative position of the terminal portion 62 and the opening portion 64, the lead portions 66 at different positions in the pad region 58 are indicated by different codes. If a reference line C is defined parallel to the Y direction in the pad region 58, wherein the reference line C is preferably the center line of the pad region 58, the lead portion 66 of the terminal portion 62 located on the left side of the reference line C is defined by the reference line C. The outer side is sequentially represented by codes L1, L2, L3, L4, L5, and L6, and the lead portion 66 of the terminal portion 62 located on the right side of the reference line C is sequentially coded from the reference line C to the outer side by codes R1, R2, R3, and R4. , R5, R6 said. As can be seen from Fig. 8, with respect to each of the openings 64, the lead portions R1, R2, R3, R4, R5, and R6 from the reference line C to the outside of the pad region 58 are sequentially shifted from the reference line C to the right side. One unit length. Similarly, the lead portions L1, L2, L3, L4, L5, and L6 from the reference line C to the outside of the pad region 58 are sequentially shifted to the left side by one unit length from the corresponding opening portion 64 until the opening portion 64 Left edge.

請參考第9圖,第9圖為部分接墊區58的放大示意圖,其中第9圖僅繪出基準線C右側之端子部62,且省略第8圖中之接觸洞結構68。分別在各開口部64中定義出一開口部中心線Co 平行於第8圖所示之Y方向(第9圖中僅繪出引線部R2、R4所對應之開口部64之中心線Co ),而開口部中心線Co 與開口部側邊64a之交點即為各開口部側邊64a之中點O,另在各引線部66內定義出一引線部中心線CL 平行於第8圖之Y方向,則各引線部中心線CL 與其對應之開口部側邊64a之中點O皆具有一相對位置差值D,且在基準線C右側之各引線部66的相對位置差值Dn皆不相同,係由基準線C開始依序向接墊區58之外側(即右側)遞增,其中「n」表示基準線C右側之第n條引線部66,亦即引線部R1、R2、R3、R4、R5、R6之相對位置差值為D1、D2、D3、D4、D5、D6,其具有下列關係:D1<D2<D3<D4<D5<D6。換句話說,若本實施例以1微米當作一單位長度,則引線部R1係較開口部側邊64a之中點O向右偏移1微米,引線部R2係較開口部側邊64a之中點O向右偏移2微米,引線部R3係較開口部側邊64a之中點O向右偏移3微米,直到引線部R6之右側側邊到達開口部64之右側邊緣。同樣地,在基準線C左側之各引線部66與開口部64之間亦具有一相對位置差值,由基準線C開始向左側遞增,不再贅述。因此,在接墊區58內的引線部66係以基準線C為對稱中心線而左右對稱排列。然而,在其他實施例中,各引線部66與開口部64之間的相對位置差值亦可設計為由基準線C開始向外側遞減。因此,在接墊區58之內,基準線C任一側之任二相鄰端子部62皆具有不同之相對位置差值。Please refer to FIG. 9. FIG. 9 is an enlarged schematic view of a portion of the pad region 58. FIG. 9 only shows the terminal portion 62 on the right side of the reference line C, and the contact hole structure 68 in FIG. 8 is omitted. Each of the openings 64 defines an opening center line C o parallel to the Y direction shown in Fig. 8 (only the center line C o of the opening portion 64 corresponding to the lead portions R2 and R4 is drawn in Fig. 9). The intersection of the center line C o of the opening and the side 64a of the opening is the point O in the side 64a of each opening, and a lead line center line C L is defined in each lead portion 66 parallel to the eighth. FIG Y direction, the lead portion is in the center line C L of each corresponding side of the opening portion 64a having a point O are relative position difference value D, and the relative position difference of the right side of each lead portion of the reference line C 66 Dn is different, and is sequentially incremented from the reference line C to the outer side (ie, the right side) of the pad region 58, wherein "n" represents the nth lead portion 66 on the right side of the reference line C, that is, the lead portions R1, R2 The relative position difference of R3, R4, R5, and R6 is D1, D2, D3, D4, D5, and D6, which have the following relationship: D1 < D2 < D3 < D4 < D5 < D6. In other words, if the present embodiment has a unit length of 1 μm, the lead portion R1 is shifted to the right by 1 μm from the point O in the opening side 64a, and the lead portion R2 is closer to the opening side 64a. The midpoint O is shifted to the right by 2 μm, and the lead portion R3 is shifted to the right by 3 μm from the point O in the opening side 64a until the right side edge of the lead portion R6 reaches the right edge of the opening portion 64. Similarly, the relative position difference between the lead portions 66 on the left side of the reference line C and the opening portion 64 also increases from the reference line C to the left side, and will not be described again. Therefore, the lead portions 66 in the pad region 58 are arranged symmetrically with respect to each other with the reference line C as a symmetrical center line. However, in other embodiments, the relative position difference between each of the lead portions 66 and the opening portion 64 may also be designed to decrease toward the outside from the reference line C. Therefore, within the pad region 58, any two adjacent terminal portions 62 on either side of the reference line C have different relative positional differences.

請參考第10圖,第10圖顯示出將具有傳導圖案之膜材貼附在接墊區58上沒有發生貼附偏差時的示意圖。如圖所示,提供一包含複數個傳導圖案74之膜材72,將其貼附在第8圖所示之接墊區58上,其中膜材72可為一印刷電路板,其上設置有利用捲帶式承載封裝(tape carrier package,TCP)之驅動晶片(圖未示),藉由傳導圖案74可使驅動晶片與端子部62電連接。在貼附好膜材72之後,其表面上的傳導圖案74會分別對應一端子部62,在沒有發生貼附偏差的情況下,各引線部66並不會落在對應之傳導圖案74之中央而左右平分傳導圖案74,反而會偏向傳導圖案74之一側,例如設置在基準線C右側之引線部R1會偏向傳導圖案74之右側。此外,位於越外側之引線部66係偏離傳導圖案74之中央越多之距離。Referring to Fig. 10, Fig. 10 is a view showing a state in which a film having a conductive pattern is attached to the pad region 58 without occurrence of adhesion deviation. As shown, a film 72 comprising a plurality of conductive patterns 74 is provided which is attached to the pad region 58 shown in FIG. 8, wherein the film 72 can be a printed circuit board having thereon The drive wafer is electrically connected to the terminal portion 62 by a conductive pattern 74 by a drive wafer (not shown) of a tape carrier package (TCP). After the film 72 is attached, the conductive patterns 74 on the surface thereof correspond to the one terminal portion 62, respectively, and the lead portions 66 do not fall in the center of the corresponding conductive pattern 74 without the occurrence of the adhesion deviation. The left and right bisector conductive patterns 74 are instead biased toward one side of the conductive pattern 74. For example, the lead portion R1 disposed on the right side of the reference line C is biased to the right side of the conductive pattern 74. Further, the outermost lead portion 66 is spaced from the center of the conductive pattern 74 by a greater distance.

另一方面,若膜材72具有貼附偏差時,則接墊區58內必會有一引線部66接近或剛好落在傳導圖案74之中央。請參考第11圖,第11圖顯示出膜材72發生貼附偏差之情形。如圖所示,在貼附完膜材72之後,引線部R2剛好落在其對應之傳導圖案74的中央而平分傳導圖案74,不同於第10圖所示之位置,因此可以判定膜材72具有一貼附偏差。再者,由於係引線部R2落在對應之傳導圖案74的中央,且引線部R2係相較於開口部64向右偏移了2微米或2個單位長度,因此可以知道所貼附之膜材72向右偏差了2微米。亦即,當檢測員發現一引線部Rn或Ln剛好落在傳導圖案74之中央時,則可以輕易地判斷出來膜材72向右或向左偏移了n微米或n個單位長度。再者,為了使檢測員能迅速計算出落在傳導圖案74中央之引線部66是在接墊區58之左側或右側之第幾根引線部66,亦即找出n值,因此接墊區58內的導線圖案60可另包含一基準線標記70,標示出基準線C的位置,因此檢測員可從基準線標記70判斷出n值,以及該引線部66係在基準線C之右側或左側,進而輕易計算出膜材72係向何方向側偏移了多少單位長度。On the other hand, if the film 72 has a misalignment, there must be a lead portion 66 in the pad region 58 that is close to or just falls in the center of the conductive pattern 74. Please refer to Fig. 11, which shows the case where the film 72 is attached with deviation. As shown in the figure, after the film 72 is attached, the lead portion R2 just falls in the center of its corresponding conductive pattern 74 and bisects the conductive pattern 74, which is different from the position shown in Fig. 10, so that the film 72 can be judged. Has a sticking deviation. Furthermore, since the lead portion R2 falls in the center of the corresponding conductive pattern 74, and the lead portion R2 is shifted to the right by 2 micrometers or 2 unit lengths from the opening portion 64, the attached film can be known. The material 72 is offset to the right by 2 microns. That is, when the inspector finds that a lead portion Rn or Ln just falls in the center of the conductive pattern 74, it can be easily judged that the film 72 is shifted to the right or left by n micrometers or n unit lengths. Moreover, in order to enable the inspector to quickly calculate that the lead portion 66 falling in the center of the conductive pattern 74 is the first lead portion 66 on the left or right side of the pad region 58, that is, the value of n is found, so the pad region The conductor pattern 60 in 58 may further include a reference line mark 70 indicating the position of the reference line C, so that the inspector can determine the value of n from the reference line mark 70, and the lead portion 66 is to the right of the reference line C or On the left side, it is easy to calculate how many unit lengths the film 72 is shifted toward.

由上述可知,本發明除了提供一種接墊區之導線圖案之特殊設計,亦提供了一種利用此種導線圖案而可有效監控膜材是否發生偏移以及判斷出偏移量之方法,其判斷之精神係分別以開口部和引線部作為基準標記與位移標記,且位移標記與基準標記之相對位置係隨著該基準標記在接墊區內之不同位置而變化,再藉由位移標記與貼附之傳導圖案的相對位置關係而判斷出膜材是否具有貼附偏差之問題。本發明監控膜材貼附偏差之方法步驟係簡述如下:步驟100:提供一表面具有複數個傳導圖案之膜材;步驟102:提供一表面欲貼附該膜材之標的區域,亦即前述之接墊區,其中接墊區內包含複數個端子部互相平行並排,各端子部分別包含一當作基準標記之開口部與當作位移標記之引線部,每一基準標記係對應於一位移標記,且各位移標記與相對應之基準標記的相對位置係隨基準標記在接墊區內之配置位置而變化;步驟104:將膜材貼附於標的區域上;以及步驟106:觀察膜材上的傳導圖案與位移標記之相對位置以及其對應之基準標記在標的區域內之位置,以判斷出膜材是否有貼附偏差。It can be seen from the above that the present invention provides a special design of the wire pattern of the pad region, and also provides a method for effectively monitoring whether the film is displaced and determining the offset by using the wire pattern. The mental system uses the opening portion and the lead portion as the reference mark and the displacement mark, respectively, and the relative position of the displacement mark and the reference mark changes according to different positions of the reference mark in the pad area, and is further marked by displacement and attached. The relative positional relationship of the conductive patterns determines whether the film has a problem of adhesion deviation. The method steps of monitoring the adhesion of the film of the present invention are briefly described as follows: Step 100: providing a film having a plurality of conductive patterns on the surface; Step 102: providing a surface to which the surface of the film is to be attached, that is, the foregoing a pad area, wherein the pad area includes a plurality of terminal portions arranged side by side in parallel, each terminal portion respectively including an opening portion serving as a reference mark and a lead portion serving as a displacement mark, each reference mark corresponding to a displacement Marking, and the relative position of each displacement mark and the corresponding reference mark varies with the position of the reference mark in the pad area; step 104: attaching the film to the target area; and step 106: observing the film The relative position of the upper conductive pattern and the displacement mark and the position of the corresponding reference mark in the target area to determine whether the film has a deviation.

此外,步驟106中所述判斷膜材是否發生貼附偏差之方法則包含:步驟202:觀察傳導圖案與位移標記之相對位置,若任一位移標記(如第11圖中所示之引線部R2)剛好位於相對應之傳導圖案之中央而平分該傳導圖案,則判斷該膜材具有一貼附偏差;步驟204:觀察步驟202所述之該位移標記(如第11圖所示之引線部R2)係位於標的區域之中心線或一基準線之右側或左側之第n個位移標記;以及步驟206:判斷該膜材係向右側或向左側偏移了n個單位長度。In addition, the method for determining whether the film is attached to the deviation in step 106 includes: Step 202: Observing the relative position of the conductive pattern and the displacement mark, if any displacement mark (such as the lead portion R2 shown in FIG. 11) ) locating the conductive pattern just at the center of the corresponding conductive pattern, determining that the film has an attachment deviation; Step 204: observing the displacement mark described in step 202 (such as the lead portion R2 shown in FIG. 11) Is the nth displacement mark located on the center line of the target area or on the right or left side of a reference line; and step 206: determining that the film is shifted to the right or to the left by n unit lengths.

由上述可知,根據本發明監控膜材是否發生貼附偏差之方法,檢測員若需監控膜材是否發生貼附偏差,僅需從光學顯微鏡(optical microscope,OM)中觀察接墊區,進行上述本發明監控膜材貼附偏差之方法步驟,便可輕易地判斷出膜材是否發生貼附偏差以及膜材係向左側或右側偏差了多少距離。相較於習知技術,本發明不需像習知技術必須使用內建有量測程式與刻度之CCD等量測儀器,並且不會受限於曝光尺寸的大小,亦不需要花費時間搜尋可能發生偏移之量測標的,亦可避免量測精確度不足之問題。根據本發明之精神,檢測員僅需利用光學顯微鏡觀察端子部與膜材上傳導圖案之相對位置,便可方便且快速地判斷出貼附之膜材偏差了多少距離。此外,利用本發明精神製作出之接墊區的導線圖案不需增加額外之成本,僅需稍微修改原來導線圖案中開口部與引線部相對位置之設計,即可當作本發明監控方法中的基準標記與位移標記使用。值得注意的是,本發明之接墊區導線圖案設計與監控膜材貼附偏差之方法並不限於LCD面板上的導線圖案設計與膜材貼附誤差之監控,亦可應用於其他需要監控重疊圖案是否發生位移或偏差之情形。It can be seen from the above that according to the method for monitoring the adhesion of the film material according to the present invention, if the inspector needs to monitor whether the film has a deviation in adhesion, it is only necessary to observe the pad area from an optical microscope (OM). According to the method step of monitoring the adhesion of the film, the film can be easily judged whether the film is attached with deviation and how much distance the film is deviated to the left or right. Compared with the prior art, the present invention does not need to use a measuring instrument such as a CCD with a built-in measuring program and a scale as in the prior art, and is not limited by the size of the exposure, and does not need to spend time searching for possible The occurrence of the offset measurement can also avoid the problem of insufficient measurement accuracy. According to the spirit of the present invention, the inspector only needs to observe the relative position of the conductive pattern on the terminal portion and the film by using an optical microscope, and can easily and quickly determine how much distance the attached film is deviated. In addition, the wire pattern of the pad region prepared by using the spirit of the present invention does not need to add additional cost, and only needs to slightly modify the design of the relative position of the opening portion and the lead portion in the original wire pattern, which can be regarded as the monitoring method in the present invention. The reference mark and the displacement mark are used. It should be noted that the method for designing the wiring pattern of the pad area of the present invention and monitoring the deviation of the film material is not limited to the monitoring of the wire pattern design and the film attachment error on the LCD panel, and may also be applied to other monitoring overlaps. Whether the pattern is displaced or biased.

以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。The above are only the preferred embodiments of the present invention, and all changes and modifications made to the scope of the present invention should be within the scope of the present invention.

10...LCD面板10. . . LCD panel

12...彩色濾光片基板12. . . Color filter substrate

14...陣列基板14. . . Array substrate

16...非顯示區16. . . Non-display area

20...端子部20. . . Terminal part

22...開口部twenty two. . . Opening

24...引線部twenty four. . . Lead portion

26...傳導圖案26. . . Conduction pattern

30、32...偏移量測標記30, 32. . . Offset measurement marker

30a、30b、30c...次標記30a, 30b, 30c. . . Secondary mark

50...LCD面板50. . . LCD panel

52...陣列基板52. . . Array substrate

54...彩色濾光片基板54. . . Color filter substrate

56...非顯示區56. . . Non-display area

58...接墊區58. . . Mat area

60...導線圖案60. . . Wire pattern

62...端子部62. . . Terminal part

64...開口部64. . . Opening

64a...開口部側邊64a. . . Side of the opening

66...引線部66. . . Lead portion

68...接觸洞結構68. . . Contact hole structure

70...基準線標記70. . . Baseline mark

72...膜材72. . . Membrane

74...傳導圖案74. . . Conduction pattern

100~106、202~206...本發明監控膜材貼附偏差方法之流程100~106, 202~206. . . The process of monitoring the adhesion method of the film material of the invention

第1圖為一習知LCD面板的示意圖。Figure 1 is a schematic diagram of a conventional LCD panel.

第2圖為第1圖所示LCD面板之一端子部的部分示意圖。Fig. 2 is a partial schematic view showing a terminal portion of an LCD panel shown in Fig. 1.

第3圖為將膜材貼附於第2圖所示端子部的示意圖。Fig. 3 is a schematic view showing the film member attached to the terminal portion shown in Fig. 2.

第4圖為膜材具有貼附偏差的示意圖。Fig. 4 is a schematic view showing the adhesion of the film.

第5圖至第6圖為習知使用量測偏移標記之監控膜材貼附偏差方法的示意圖。5 to 6 are schematic views of a conventional method for monitoring the adhesion of a film using a measurement offset mark.

第7圖為本發明接墊區之導線圖案應用於一LCD面板的示意圖。Figure 7 is a schematic view showing the application of the wire pattern of the pad region of the present invention to an LCD panel.

第8圖為第7圖所示LCD面板之一接墊區內之導線圖案的放大示意圖。Figure 8 is an enlarged schematic view showing the pattern of the wires in one of the pads of the LCD panel shown in Figure 7.

第9圖為第8圖所示之部分接墊區的放大示意圖。Figure 9 is an enlarged schematic view of a portion of the pad region shown in Figure 8.

第10圖至第11圖為本發明監控膜材貼附偏差之方法的示意圖。10 to 11 are schematic views showing a method of monitoring the adhesion of the film material according to the present invention.

第12圖為本發明監控膜材貼附偏差之方法的流程示意圖。Fig. 12 is a flow chart showing the method of monitoring the adhesion of the film material according to the present invention.

58...接墊區58. . . Mat area

60...導線圖案60. . . Wire pattern

62...端子部62. . . Terminal part

64...開口部64. . . Opening

64a...開口部側邊64a. . . Side of the opening

66...引線部66. . . Lead portion

68...接觸洞結構68. . . Contact hole structure

Claims (18)

一種具有導線圖案之接墊區(pad area),其包含複數個端子部,沿著一第一方向排列且彼此並排於一接墊區內,各該端子部分別包含:一開口部,其具有至少一開口部側邊;以及一引線部,其與該開口部側邊相連接;其中各該引線部與相對應各該開口部之相對位置係隨該端子部在該接墊區內之配置位置而變化,且該接墊區具有一基準線,平行於該第一方向,而各該引線部具有一中心線平行於該第一方向,且各該引線部之該中心線與其對應之該開口部側邊之中點具有一相對位置差值,在該接墊區內,該基準線之一側之任二相鄰之該等端子部之該等相對位置差值係不相同,且該等相對位置差值係由該基準線而向外側遞增或遞減。 A pad area having a wire pattern, comprising a plurality of terminal portions arranged along a first direction and adjacent to each other in a pad region, each of the terminal portions respectively comprising: an opening portion having At least one opening side; and a lead portion connected to the side of the opening; wherein the relative position of each of the lead portions and the corresponding opening portion is associated with the terminal portion in the pad region Changing in position, and the pad region has a reference line parallel to the first direction, and each of the lead portions has a center line parallel to the first direction, and the center line of each of the lead portions corresponds thereto a point in the side of the opening has a relative position difference, and in the pad area, the relative position differences of the two adjacent ones of the one side of the reference line are different, and the relative position difference is The relative position difference is incremented or decremented outward by the reference line. 如申請專利範圍第1項所述之具有導線圖案之接墊區,其中該基準線係為該接墊區之一中心線。 The pad region having a wire pattern as described in claim 1, wherein the reference line is a center line of the pad region. 如申請專利範圍第2項所述之具有導線圖案之接墊區,其中該等引線部係以該中心線為對稱中心線,左右對稱排列。 The pad region having a wire pattern as described in claim 2, wherein the lead portions are symmetrically centered with the center line, and are arranged symmetrically left and right. 如申請專利範圍第1項所述之具有導線圖案之接墊區,其另包含一基準線標記,於該接墊區內標示出該基準線之位置。 The pad region having the wire pattern as described in claim 1 further includes a reference mark, and the position of the reference line is marked in the pad region. 如申請專利範圍第1項所述之具有導線圖案之接墊區,其中該導線圖案係設置於一基板上。 The pad region having a wire pattern as described in claim 1, wherein the wire pattern is disposed on a substrate. 如申請專利範圍第5項所述之具有導線圖案之接墊區,其中該基板係為一顯示面板之一陣列基板。 The pad region having a wire pattern as described in claim 5, wherein the substrate is an array substrate of a display panel. 如申請專利範圍第1項所述之具有導線圖案之接墊區,其中該等端子部包含金屬材料。 The pad region having a wire pattern as described in claim 1, wherein the terminal portions comprise a metal material. 一種監控膜材(film)貼附偏差之方法,其包含:提供一膜材,其表面具有複數個傳導圖案;提供一表面欲貼附該膜材之標的區域,該標的區域係為一顯示面板之一接墊區,包含複數個端子部用來傳送訊號,該等端子部包含:複數個基準標記,分別對應於一該傳導圖案,該等基準標記沿著一第一方向排列且彼此並排於該標的區域內;以及複數個位移標記,分別連接於一該基準標記,其中各該位移標記與相對應之該基準標記之相對位置係隨該基準標記在該標的區域內之配置位置而變化;其中各該端子部之該基準標記與該位移標記分別作為該端子部之一開口部與一引線部;將該膜材貼附於該標的區域上;以及觀察該等傳導圖案與該等位移標記之相對位置以及其對應之該 等基準標記在該標的區域內之位置,以判斷該膜材是否有貼附偏差。 A method for monitoring a film attachment deviation, comprising: providing a film having a plurality of conductive patterns on a surface thereof; providing a surface to which a surface of the film is to be attached, the target area being a display panel One of the pad regions includes a plurality of terminal portions for transmitting signals, and the terminal portions include: a plurality of reference marks respectively corresponding to a conductive pattern, the reference marks are arranged along a first direction and are juxtaposed to each other And a plurality of displacement marks respectively connected to the reference mark, wherein a relative position of each of the displacement marks and the corresponding reference mark varies according to a position of the reference mark in the target area; The reference mark and the displacement mark of each of the terminal portions respectively serve as an opening portion and a lead portion of the terminal portion; attaching the film to the target region; and observing the conductive patterns and the displacement marks Relative position and its corresponding The position of the reference mark in the target area is determined to determine whether the film has a deviation. 如申請專利範圍第8項所述之方法,其中該標的區域包含一基準線,在該基準線任一側之該標的區域內之該等位移標記與相對應之該基準標記之相對位置皆不相同。 The method of claim 8, wherein the target area comprises a reference line, and the relative positions of the displacement marks and the corresponding reference marks in the target area on either side of the reference line are not the same. 如申請專利範圍第9項所述之方法,其中各該位移標記係相對各該基準標記,由該基準線為中心而依序向外側多偏移一單位長度。 The method of claim 9, wherein each of the displacement marks is offset from the reference line by a unit length from the reference line to the outside. 如申請專利範圍第10項所述之方法,其中該判斷該膜材是否發生貼附偏差之方法,包含觀察該等傳導圖案與該等位移標記之相對位置,若任一該位移標記剛好位於相對應之該傳導圖案之中央而平分該傳導圖案,則判斷該膜材具有一貼附偏差。 The method of claim 10, wherein the method for determining whether the film is attached to the deviation comprises observing a relative position of the conductive pattern and the displacement marks, if any of the displacement marks is located at the phase When the conductive pattern is equally divided corresponding to the center of the conductive pattern, it is judged that the film has an attachment deviation. 如申請專利範圍第11項所述之方法,其中該判斷該膜材是否發生貼附偏差之方法,另包含:當觀察到該位移標記剛好位於相對應之該傳導圖案之中央而平分該傳導圖案後,觀察得到該位移標記係位於該基準線之右側或左側;觀察得到該位移標記係由該基準線向外側之第n個位移標記;以及判斷該膜材之貼附偏差係為向右或向左偏差了n個單位長度。 The method of claim 11, wherein the method for determining whether the film is attached to the deviation further comprises: dividing the conductive pattern when the displacement mark is observed to be located at the center of the corresponding conductive pattern Afterwards, it is observed that the displacement mark is located to the right or the left side of the reference line; the displacement mark is observed to be the nth displacement mark from the reference line to the outside; and the deviation of the film is determined to be rightward or Deviated to the left by n unit lengths. 如申請專利範圍第9項所述之方法,其中該基準線係為該標的區域之一中心線。 The method of claim 9, wherein the reference line is a centerline of the target area. 如申請專利範圍第13項所述之方法,其中該等位移標記與該等基準標記係以該中心線為對稱中心線,左右對稱排列。 The method of claim 13, wherein the displacement marks and the reference marks are symmetrically centered on the center line, and are arranged symmetrically left and right. 如申請專利範圍第9項所述之方法,其中該標的區域內另包含一基準線標記,標示出該基準線之位置。 The method of claim 9, wherein the target area further comprises a reference mark indicating the position of the reference line. 如申請專利範圍第8項所述之方法,其中各該位移標記與各該基準標記分別具有一中心線平行於該第一方向,且各該位移標記之該中心線與相對應之該基準標記之中心線具有一相對位置差值,於該標的區域內,該基準線一側之任二相鄰之該等位移標記之各該相對位置差值係不相同。 The method of claim 8, wherein each of the displacement marks and each of the reference marks have a center line parallel to the first direction, and the center line of each of the displacement marks corresponds to the reference mark The center line has a relative position difference, and in the target area, the relative position difference of any two adjacent ones of the reference lines on the side of the reference line is different. 如申請專利範圍第16項所述之方法,其中該等相對位置差值係沿著該標的區域之一中心線而向外側遞增或遞減。 The method of claim 16, wherein the relative position difference is increased or decreased outwardly along a centerline of the target area. 如申請專利範圍第8項所述之方法,其中該等基準標記與該等位移標記包含金屬材料。The method of claim 8, wherein the fiducial markers and the displacement markers comprise a metallic material.
TW097149371A 2008-12-18 2008-12-18 Pad region having conductive wire pattern and method of monitoring the bonding error of a film TWI402566B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW097149371A TWI402566B (en) 2008-12-18 2008-12-18 Pad region having conductive wire pattern and method of monitoring the bonding error of a film
US12/430,905 US8144472B2 (en) 2008-12-18 2009-04-28 Conductive wire pattern and method of monitoring the bonding error of a film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW097149371A TWI402566B (en) 2008-12-18 2008-12-18 Pad region having conductive wire pattern and method of monitoring the bonding error of a film

Publications (2)

Publication Number Publication Date
TW201024837A TW201024837A (en) 2010-07-01
TWI402566B true TWI402566B (en) 2013-07-21

Family

ID=42265751

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097149371A TWI402566B (en) 2008-12-18 2008-12-18 Pad region having conductive wire pattern and method of monitoring the bonding error of a film

Country Status (2)

Country Link
US (1) US8144472B2 (en)
TW (1) TWI402566B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103135826B (en) * 2011-11-27 2015-10-21 宸鸿科技(厦门)有限公司 Touch sensing device and manufacture method thereof
TWI497632B (en) * 2013-04-01 2015-08-21 Process monitoring method and surface analysis system
CN104960019B (en) * 2015-06-03 2017-03-01 合肥鑫晟光电科技有限公司 Aeolotropic conductive film cutting calibration system and method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5053357A (en) * 1989-12-27 1991-10-01 Motorola, Inc. Method of aligning and mounting an electronic device on a printed circuit board using a flexible substrate having fixed lead arrays thereon
US6577370B1 (en) * 1999-03-31 2003-06-10 Seiko Epson Corporation Narrow-pitch connector, pitch converter, micromachine, piezoelectric actuator, electrostatic actuator, ink-jet head, ink-jet printer, liquid crystal device, and electronic apparatus
TW200622402A (en) * 2004-12-28 2006-07-01 Innolux Display Corp Liquid crystal panel and its cutting method
US7349055B2 (en) * 2003-06-30 2008-03-25 Lg.Philips Lcd Co., Ltd. Line on glass type liquid crystal display device and method of fabricating the same

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6052084A (en) * 1983-08-31 1985-03-23 株式会社東芝 Printed circuit board
US4795079A (en) * 1985-03-29 1989-01-03 Canon Kabushiki Kaisha Structure of joining printed circuit boards and process for producing the same
JPH0339892Y2 (en) * 1986-04-07 1991-08-22
US4690472A (en) * 1986-09-26 1987-09-01 E. I. Du Pont De Nemours And Company High density flex connector system
US4713014A (en) * 1986-12-23 1987-12-15 Hughes Aircraft Company Quick-release multi-module terminating assembly
US5418691A (en) * 1990-02-07 1995-05-23 Canon Kabushiki Kaisha Two printed circuit boards superiposed on one another both having position registry marks
JP2809522B2 (en) * 1991-03-18 1998-10-08 アルプス電気株式会社 Connection method between liquid crystal display element and flexible substrate
US5192214A (en) * 1992-02-10 1993-03-09 Digital Equipment Corporation Planar interconnect with electrical alignment indicator
US5358412A (en) * 1993-04-26 1994-10-25 Eastman Kodak Company Method and apparatus for assembling a flexible circuit to an LCD module
JPH10116862A (en) * 1996-10-11 1998-05-06 Texas Instr Japan Ltd Tape carrier package
US5951304A (en) * 1997-05-21 1999-09-14 General Electric Company Fanout interconnection pad arrays
US6045368A (en) * 1998-06-01 2000-04-04 Cadenhead; Jonathan Means for accurately aligning and attaching an electrical part to a surface mount circuit
TW444310B (en) 1999-02-26 2001-07-01 Taiwan Semiconductor Mfg Measuring pattern for defining the overlap degree in pattern connection
JP3833425B2 (en) * 1999-10-27 2006-10-11 富士通株式会社 Method for connecting printed wiring boards and printed circuit board
US7546464B2 (en) * 2001-06-26 2009-06-09 Canon Kabushiki Kaisha Network access terminal, network system, method of network system, storage medium, and program code
JP2003046212A (en) * 2001-07-27 2003-02-14 Seiko Epson Corp Electronic device, its manufacturing method, its designing method, circuit board, and electronic equipment
JP3633566B2 (en) * 2002-02-28 2005-03-30 セイコーエプソン株式会社 Electronic device, manufacturing method thereof, and electronic apparatus
JP2004023076A (en) * 2002-06-20 2004-01-22 Mitsubishi Electric Corp Wiring board device
US7211736B2 (en) * 2003-10-31 2007-05-01 Hewlett-Packard Development Company, L.P. Connection pad layouts
TWI286453B (en) * 2005-03-14 2007-09-01 Au Optronics Corp Electric device and flat panel display utilizing same
JP2006319050A (en) * 2005-05-11 2006-11-24 Toshiba Corp Wiring board, connector, and electronic machine
TWI302290B (en) * 2005-08-17 2008-10-21 Au Optronics Corp Structure for circuit assembly
JP4254883B2 (en) * 2006-05-29 2009-04-15 エプソンイメージングデバイス株式会社 Wiring board, mounting structure, and manufacturing method thereof
JP5273330B2 (en) * 2006-08-04 2013-08-28 株式会社ジャパンディスプレイ Display device
JP2008112869A (en) * 2006-10-30 2008-05-15 Fujitsu Ltd Method for manufacturing assembly module, assembly module, and electronic equipment
CN101287329B (en) * 2007-04-13 2011-04-20 群康科技(深圳)有限公司 Display device
WO2009037796A1 (en) * 2007-09-21 2009-03-26 Mitsubishi Electric Corporation Structure for fixing flexible wiring board
JP2010009707A (en) * 2008-06-30 2010-01-14 Hitachi Media Electoronics Co Ltd Connection structure of flexible substrate and optical pickup device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5053357A (en) * 1989-12-27 1991-10-01 Motorola, Inc. Method of aligning and mounting an electronic device on a printed circuit board using a flexible substrate having fixed lead arrays thereon
US6577370B1 (en) * 1999-03-31 2003-06-10 Seiko Epson Corporation Narrow-pitch connector, pitch converter, micromachine, piezoelectric actuator, electrostatic actuator, ink-jet head, ink-jet printer, liquid crystal device, and electronic apparatus
US7349055B2 (en) * 2003-06-30 2008-03-25 Lg.Philips Lcd Co., Ltd. Line on glass type liquid crystal display device and method of fabricating the same
TW200622402A (en) * 2004-12-28 2006-07-01 Innolux Display Corp Liquid crystal panel and its cutting method

Also Published As

Publication number Publication date
US20100157557A1 (en) 2010-06-24
US8144472B2 (en) 2012-03-27
TW201024837A (en) 2010-07-01

Similar Documents

Publication Publication Date Title
JP4667559B2 (en) Semiconductor device, photomask, and method of manufacturing semiconductor device
CN1055787C (en) Overlay measurement mark and method of measuring an overlay error between multi patterns in a semiconductor device using the measurement mark
US4423127A (en) Method of manufacturing a semiconductor device
US7180593B2 (en) Overlay mark for aligning different layers on a semiconductor wafer
WO2022057214A1 (en) Overlay mark, overlay error measurement method for wafer, and wafer stacking method
TWI402566B (en) Pad region having conductive wire pattern and method of monitoring the bonding error of a film
KR100392744B1 (en) Semiconductor device and manufacturing method thereof, and registration accuracy measurement enhancement method
KR100306639B1 (en) Flip-chip bonding parts, flip-chip bonding confirmation parts and a flip-chip bonding method
CN114280902A (en) Method for manufacturing alignment mark and method for manufacturing semiconductor device
JP2011061236A (en) Semiconductor device
US20030044057A1 (en) Method of checking overlap accuracy of patterns on four stacked semiconductor layers
JP3327279B2 (en) Semiconductor device and manufacturing method thereof
CN101268415A (en) Display panel substrate and display panel having the substrate
KR0172557B1 (en) Semiconductor apparatus having overlay mark
US7868629B2 (en) Proportional variable resistor structures to electrically measure mask misalignment
KR19990044106A (en) Conductor pattern transfer method for film carrier and mask and film carrier used in this method
KR100816192B1 (en) Semiconductor device having alignment mark
CN112423464B (en) Auxiliary measuring circuit of flexible circuit board
JP4845005B2 (en) Semiconductor device and manufacturing method thereof
TWI412748B (en) Probe and method of fabricating the same
JP3627275B2 (en) Semiconductor device
JP2921129B2 (en) Calibration method of imaging device
JP3087233B2 (en) Measuring method of chip position shift
JPH0219976B2 (en)
TWM582745U (en) Flexible circuit board with total span auxiliary measurement marks

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees