TWI806510B - 具有記憶元件的半導體裝置 - Google Patents
具有記憶元件的半導體裝置 Download PDFInfo
- Publication number
- TWI806510B TWI806510B TW111110594A TW111110594A TWI806510B TW I806510 B TWI806510 B TW I806510B TW 111110594 A TW111110594 A TW 111110594A TW 111110594 A TW111110594 A TW 111110594A TW I806510 B TWI806510 B TW I806510B
- Authority
- TW
- Taiwan
- Prior art keywords
- conductor layer
- aforementioned
- gate conductor
- layer
- gate
- Prior art date
Links
- 230000015654 memory Effects 0.000 title claims abstract description 109
- 239000004065 semiconductor Substances 0.000 title claims description 56
- 239000004020 conductor Substances 0.000 claims abstract description 287
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 239000012535 impurity Substances 0.000 claims description 29
- 239000011159 matrix material Substances 0.000 claims description 16
- 230000001360 synchronised effect Effects 0.000 claims description 7
- 239000010410 layer Substances 0.000 description 427
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 41
- 238000007667 floating Methods 0.000 description 41
- 239000003990 capacitor Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 10
- 230000007246 mechanism Effects 0.000 description 9
- 238000005516 engineering process Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 229910004298 SiO 2 Inorganic materials 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 239000012212 insulator Substances 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 239000002356 single layer Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 230000002093 peripheral effect Effects 0.000 description 5
- 230000010354 integration Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 101100083853 Homo sapiens POU2F3 gene Proteins 0.000 description 3
- 101100058850 Oryza sativa subsp. japonica CYP78A11 gene Proteins 0.000 description 3
- 101150059175 PLA1 gene Proteins 0.000 description 3
- 102100026466 POU domain, class 2, transcription factor 3 Human genes 0.000 description 3
- 102100026918 Phospholipase A2 Human genes 0.000 description 3
- 101710096328 Phospholipase A2 Proteins 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000002135 nanosheet Substances 0.000 description 3
- 101001096022 Homo sapiens Phospholipase B1, membrane-associated Proteins 0.000 description 2
- -1 PLb1 Proteins 0.000 description 2
- 102100037883 Phospholipase B1, membrane-associated Human genes 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000010494 dissociation reaction Methods 0.000 description 2
- 230000005593 dissociations Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000004323 axial length Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
- G11C14/0009—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a DRAM cell
- G11C14/0036—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a DRAM cell and the nonvolatile element is a magnetic RAM [MRAM] element or ferromagnetic cell
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/036—Making the capacitor or connections thereto the capacitor extending under the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/33—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor extending under the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Databases & Information Systems (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2021/014601 WO2022215157A1 (ja) | 2021-04-06 | 2021-04-06 | メモリ素子を有する半導体装置 |
| WOPCT/JP2021/014601 | 2021-04-06 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202247351A TW202247351A (zh) | 2022-12-01 |
| TWI806510B true TWI806510B (zh) | 2023-06-21 |
Family
ID=83450170
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW111110594A TWI806510B (zh) | 2021-04-06 | 2022-03-22 | 具有記憶元件的半導體裝置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US12016172B2 (https=) |
| JP (1) | JP7381145B2 (https=) |
| TW (1) | TWI806510B (https=) |
| WO (1) | WO2022215157A1 (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2022219696A1 (ja) * | 2021-04-13 | 2022-10-20 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体素子を用いたメモリ装置 |
| WO2024042609A1 (ja) * | 2022-08-23 | 2024-02-29 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体素子を用いたメモリ装置 |
| WO2024079816A1 (ja) * | 2022-10-12 | 2024-04-18 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体素子を用いたメモリ装置 |
| WO2024134770A1 (ja) * | 2022-12-20 | 2024-06-27 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体素子を用いたメモリ装置 |
| CN118265288A (zh) * | 2022-12-26 | 2024-06-28 | 长江存储科技有限责任公司 | 存储器器件和用于形成存储器器件的方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20150325444A1 (en) * | 2013-05-16 | 2015-11-12 | Unisantis Electronics Singapore Pte. Ltd. | Method for producing an sgt-including semiconductor device |
| US20170330623A1 (en) * | 2016-05-12 | 2017-11-16 | Korea University Research And Business Foundation | Dual gate semiconductor memory device with vertical semiconductor column |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2703970B2 (ja) | 1989-01-17 | 1998-01-26 | 株式会社東芝 | Mos型半導体装置 |
| JPH03171768A (ja) | 1989-11-30 | 1991-07-25 | Toshiba Corp | 半導体記憶装置 |
| JP3957774B2 (ja) | 1995-06-23 | 2007-08-15 | 株式会社東芝 | 半導体装置 |
| US6137128A (en) * | 1998-06-09 | 2000-10-24 | International Business Machines Corporation | Self-isolated and self-aligned 4F-square vertical fet-trench dram cells |
| JP3808763B2 (ja) | 2001-12-14 | 2006-08-16 | 株式会社東芝 | 半導体メモリ装置およびその製造方法 |
| JP4919767B2 (ja) | 2006-11-10 | 2012-04-18 | 株式会社東芝 | 半導体記憶装置 |
| JP5078338B2 (ja) | 2006-12-12 | 2012-11-21 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
| WO2009090892A1 (ja) * | 2008-01-18 | 2009-07-23 | Sharp Kabushiki Kaisha | 不揮発性ランダムアクセスメモリ |
| JP2011165815A (ja) | 2010-02-08 | 2011-08-25 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US20160013312A1 (en) | 2013-03-05 | 2016-01-14 | PS4 Luxco S.A.R.L | Semiconductor device and manufacturing method therefor |
| JP5938529B1 (ja) * | 2015-01-08 | 2016-06-22 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. | 柱状半導体装置と、その製造方法 |
| JP6104477B2 (ja) * | 2015-04-06 | 2017-03-29 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. | 柱状半導体メモリ装置と、その製造方法 |
| KR102529073B1 (ko) | 2015-04-29 | 2023-05-08 | 제노 세미컨덕터, 인크. | 백바이어스를 이용한 드레인 전류가 향상된 트랜지스터 및 메모리 셀 |
| US12048140B2 (en) * | 2020-12-25 | 2024-07-23 | Unisantis Electronics Singapore Pte. Ltd. | Memory device using semiconductor element |
| WO2022239099A1 (ja) * | 2021-05-11 | 2022-11-17 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | メモリ素子を有する半導体装置 |
-
2021
- 2021-04-06 WO PCT/JP2021/014601 patent/WO2022215157A1/ja not_active Ceased
- 2021-04-06 JP JP2022556246A patent/JP7381145B2/ja active Active
-
2022
- 2022-03-22 TW TW111110594A patent/TWI806510B/zh active
- 2022-04-05 US US17/713,839 patent/US12016172B2/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20150325444A1 (en) * | 2013-05-16 | 2015-11-12 | Unisantis Electronics Singapore Pte. Ltd. | Method for producing an sgt-including semiconductor device |
| US20170330623A1 (en) * | 2016-05-12 | 2017-11-16 | Korea University Research And Business Foundation | Dual gate semiconductor memory device with vertical semiconductor column |
Also Published As
| Publication number | Publication date |
|---|---|
| US12016172B2 (en) | 2024-06-18 |
| WO2022215157A1 (ja) | 2022-10-13 |
| TW202247351A (zh) | 2022-12-01 |
| JP7381145B2 (ja) | 2023-11-15 |
| US20220320098A1 (en) | 2022-10-06 |
| JPWO2022215157A1 (https=) | 2022-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI813346B (zh) | 使用半導體元件的記憶裝置 | |
| TWI813133B (zh) | 半導體元件記憶裝置 | |
| TWI823289B (zh) | 具有記憶元件的半導體裝置 | |
| TW202316435A (zh) | 使用半導體元件的記憶裝置 | |
| TWI806510B (zh) | 具有記憶元件的半導體裝置 | |
| TWI824574B (zh) | 使用半導體元件的記憶裝置 | |
| TWI806492B (zh) | 半導體元件記憶裝置 | |
| TWI823293B (zh) | 半導體元件記憶裝置 | |
| TWI815350B (zh) | 半導體元件記憶裝置 | |
| TWI807874B (zh) | 使用半導體元件的記憶裝置 | |
| TWI799069B (zh) | 半導體元件記憶裝置 | |
| TWI808752B (zh) | 使用柱狀半導體元件的記憶裝置 | |
| TWI813280B (zh) | 使用半導體元件的記憶裝置 | |
| TW202305797A (zh) | 半導體元件記憶裝置 | |
| TW202306178A (zh) | 使用半導體元件的記憶裝置的製造方法 | |
| TW202343802A (zh) | 使用半導體元件的記憶裝置 | |
| TWI806598B (zh) | 使用半導體元件的記憶裝置 | |
| JPWO2022215157A5 (https=) | ||
| TWI807689B (zh) | 半導體元件記憶裝置 | |
| TWI807584B (zh) | 半導體元件記憶單元及半導體元件記憶裝置 | |
| TWI807586B (zh) | 半導體元件記憶裝置 | |
| TWI838745B (zh) | 使用半導體元件的記憶裝置 | |
| TW202236638A (zh) | 使用半導體元件的記憶裝置 | |
| TW202303931A (zh) | 使用半導體元件的記憶裝置及其製造方法 | |
| TWI813279B (zh) | 使用半導體元件的記憶裝置 |