TWI802648B - 半導體裝置之製造方法 - Google Patents
半導體裝置之製造方法 Download PDFInfo
- Publication number
- TWI802648B TWI802648B TW108104296A TW108104296A TWI802648B TW I802648 B TWI802648 B TW I802648B TW 108104296 A TW108104296 A TW 108104296A TW 108104296 A TW108104296 A TW 108104296A TW I802648 B TWI802648 B TW I802648B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- support substrate
- semiconductor device
- manufacturing
- substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 107
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 63
- 239000000758 substrate Substances 0.000 claims abstract description 169
- 238000005520 cutting process Methods 0.000 claims abstract description 87
- 230000002093 peripheral effect Effects 0.000 claims abstract description 39
- 238000007789 sealing Methods 0.000 claims abstract description 24
- 239000010410 layer Substances 0.000 claims description 177
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 37
- 229910052802 copper Inorganic materials 0.000 claims description 34
- 239000010949 copper Substances 0.000 claims description 34
- 239000011229 interlayer Substances 0.000 claims description 26
- 239000002184 metal Substances 0.000 claims description 25
- 229910052751 metal Inorganic materials 0.000 claims description 25
- 230000015572 biosynthetic process Effects 0.000 claims description 23
- 235000012431 wafers Nutrition 0.000 claims description 20
- 238000000034 method Methods 0.000 description 30
- 230000004048 modification Effects 0.000 description 26
- 238000012986 modification Methods 0.000 description 26
- 238000010586 diagram Methods 0.000 description 14
- 229910000679 solder Inorganic materials 0.000 description 12
- 238000000926 separation method Methods 0.000 description 10
- 239000000853 adhesive Substances 0.000 description 9
- 230000001070 adhesive effect Effects 0.000 description 9
- 238000009713 electroplating Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 239000011521 glass Substances 0.000 description 5
- 238000007747 plating Methods 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 239000011889 copper foil Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 238000002679 ablation Methods 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 238000000748 compression moulding Methods 0.000 description 2
- 238000005336 cracking Methods 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 239000003999 initiator Substances 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910000952 Be alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000007822 coupling agent Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 229910021385 hard carbon Inorganic materials 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 238000007738 vacuum evaporation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/32—Holders for supporting the complete device in operation, i.e. detachable fixtures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
- H01L2221/68386—Separation by peeling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/81024—Applying flux to the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/182—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Dicing (AREA)
- Bipolar Transistors (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
半導體裝置之製造方法,包含:準備於主面側形成有剝離層之支承基板的動作;於較支承基板上之剝離層靠上方局部地形成配線層的動作;以半導體晶片之墊電性連接配線層之方式,將半導體晶片配置於支承基板上的動作;形成包含配線層及半導體晶片,並且與支承基板上之剝離層或較其上方之層接觸之密封層,於支承基板上形成包含半導體晶片、配線層及密封層之中間積層體的動作;於形成中間積層體後,切斷支承基板之周邊部的動作;以及從切斷了周邊部後之支承基板,以剝離層為邊界機械性地剝離中間積層體的動作。
Description
本發明係關於一種半導體裝置之製造方法。
一般而言,後晶片(chip-last)型(RDL-first)之半導體裝置,係在暫時性地使用的假支承基板上形成配線層及絕緣層,配置半導體晶片而模製(mold)後,經去除假支承基板之步驟而製造。去除假支承基板係藉由從已被模製之半導體晶片、配線層及絕緣層(以下,將此等總稱為中間積層體),將假支承基板機械性地撕去而分離來進行。專利文獻1揭示一種印刷配線板(半導體裝置)的製造方法,其使用以於表面上具備密接金屬層、剝離層、抗反射層以及極薄銅層之玻璃所構成之載體(支承基板)。
[先前技術文獻]
[專利文獻]
專利文獻1:日本特許公報第6203988號
[發明所欲解決之問題]
專利文獻1中揭示將在支承基板(載體)上所形成之中間積層體,遍及支承基板的整面整個地自支承基板剝離之方法。然而,支承基板的周邊部因成膜條件不穩定而難以利用已穩定配線層或絕緣層之膜厚進行成膜,再者,於周邊部必須在用以形成配線層之電鍍步驟中使供電機構(供電用電極)接觸,由此容易產生傷痕等。
因此,當也含有支承基板上之周邊部並進行剝離時,因配線層及絕緣層之不均勻性、傷痕等原因,可能會在周邊部產生剝離不均之情況。繼而,周邊部之剝離不均,也對形成有已模製半導體晶片與配電層之中間積層體的基板之中央部分之剝離帶來不良影響,恐使中間積層體及包含該中間積層體的半導體裝置之良率下降。
[解決問題之手段]
(1)根據本發明之第1態樣之半導體裝置之製造方法,包含:準備於主面側形成有剝離層之支承基板的動作;於較前述支承基板上之前述剝離層靠上方,局部地形成配線層的動作;以半導體晶片之墊之至少一部分電性連接前述配線層之至少一部分之方式,將前述半導體晶片配置於前述支承基板上的動作;形成包含前述配線層之至少一部分及前述半導體晶片,並且與前述支承基板上之前述剝離層或較其上方之層接觸之密封層,於前述支承基板上形成包含前述半導體晶片及前述配線層、前述密封層之中間積層體的動作;於形成前述中間積層體後,切斷前述支承基板之周邊部的動作;以及,從切斷前述周邊部後之前述支承基板,以前述剝離層為邊界機械性地剝離前述中間積層體的動作。
(2)根據本發明之第2態樣之半導體裝置之製造方法,係於第1態樣之半導體裝置之製造方法中較佳為,前述支承基板之前述周邊部的前述切斷,包含:於前述支承基板之周邊部形成割斷預定線的動作;在對應前述割斷預定線之位置自前述支承基板之主面側,切斷形成於前述支承基板上之前述剝離層及前述密封層的動作;以及沿著前述割斷預定線,割斷前述支承基板之周邊部的動作。
(3)根據本發明之第3態樣之半導體裝置之製造方法,係於第2態樣之半導體裝置之製造方法中較佳為,前述割斷預定線的形成,係藉由在前述支承基板的背面形成切紋的動作來進行。
(4)根據本發明之第4態樣之半導體裝置之製造方法,係於第3態樣之半導體裝置之製造方法中較佳為,前述切紋的形成,係於前述支承基板上形成前述中間積層體之後進行。
(5)根據本發明之第5態樣之半導體裝置之製造方法,係於第3態樣之半導體裝置之製造方法中較佳為,前述切紋的形成,係於在前述支承基板上形成前述配線層之前進行。
(6)根據本發明之第6態樣之半導體裝置之製造方法,係於第2態樣之半導體裝置之製造方法中較佳為,前述割斷預定線的形成,係在形成前述剝離層之前,藉由在前述支承基板之主面形成切紋而進行。
(7)根據本發明之第7態樣之半導體裝置之製造方法,係於第2態樣之半導體裝置之製造方法中較佳為,前述割斷預定線的形成,係在前述支承基板之內部,藉由形成與其他部分相較強度較弱之部分而進行。
(8)根據本發明之第8態樣之半導體裝置之製造方法,係於第1至7態樣中之任一態樣之半導體裝置之製造方法中較佳為,作為前述支承基板,係使用於前述主面自基板側依序形成有金屬層、前述剝離層、薄銅層之支承基板。
(9)根據本發明之第9態樣之半導體裝置之製造方法,係於第1至7態樣中之任一態樣之半導體裝置之製造方法中較佳為,多次進行前述配線層的形成,以形成多層配線型之配線層。
(10) 根據本發明之第10態樣之半導體裝置之製造方法,係於第1至7態樣中之任一態樣之半導體裝置之製造方法中較佳為,於前述支承基板上,以並排複數個之方式形成前述中間積層體,且將前述並排複數個而形成的前述中間積層體一體地從前述支承基板剝離,並且於前述剝離後將前述中間積層體一個一個地切斷。
(11)根據本發明之第11態樣之半導體裝置之製造方法,係於第1至7態樣中之任一態樣之半導體裝置之製造方法中較佳為,於前述中間積層體中配置複數個前述半導體晶片。
(12)根據本發明之第12態樣之半導體裝置之製造方法,係於第1至7態樣中之任一態樣之半導體裝置之製造方法中較佳為,於前述中間積層體中與前述半導體晶片一起地配置被動零件。
[發明之效果]
藉由本發明,可不受形成於支承基板之周邊部之膜的不均勻性、傷痕等影響,穩定地剝離中間積層體。
(第一實施形態)
圖1至圖6係用以說明本發明第一實施形態之半導體裝置30之製造方法之圖。圖1~圖5係說明欲在支承基板11上形成由配線層16、半導體晶片23、密封層24等所構成之中間積層體29之步驟等之剖面圖。圖6係表示在支承基板11上以並排複數個之方式形成有中間積層體29之狀態之俯視圖。其中,在圖6中後述之密封層24等之一部分構件省略圖示。
(製造步驟之概要)
參考圖6說明本例之製造步驟之概要。如圖6所示,在本例中,支承基板11為大致正方形,一邊為100~300mm左右。而且,在本例中,如圖6所示,於該支承基板11上,以並列複數個之方式形成包含後述之密封層、半導體晶片以及配線層之中間積層體29。其次,在圖6中於以虛線表示之左側切斷線2L、右側切斷線2R、上側切斷線2U及下側切斷線2D之位置,切斷支承基板11之周邊部。左側切斷線2L、右側切斷線2R、上側切斷線2U及下側切斷線2D統稱為切斷線2。
切斷周邊部之後,從支承基板11將複數個並列而形成之中間積層體29整個剝離。之後將複數個並列而形成之中間積層體29分別於圖6中以虛線所示之複數個縱分離線3V、複數個橫分離線3H之位置進行分離(切割)。縱分離線3V及橫分離線3H統稱為分離線3。中間積層體29在經後述之後續步驟而完成為半導體裝置30。切斷線2之位置及分離線3之間隔係根據半導體裝置30之大小(面積)而設定。以下,參考圖1至圖5,說明在支承基板11上形成由配線層16、半導體晶片23、密封層24等所構成之中間積層體29之步驟,以及形成半導體裝置30之步驟。
(支承基板)
圖1的(a)係表示在製造步驟初期時支承基板11之剖面構造之圖。支承基板11之構成係與日本特許公報第6203988號揭示之附載體之銅箔同樣的結構。支承基板11本身由玻璃所構成,在其主面(表側之面,且圖中之上方之面)自基板側依序形成有密接金屬層12、剝離層13、抗反射層14、銅箔層15。構成上述各層之材料或厚度,亦可與日本特許公報第6203988號揭示之附載體之銅箔同樣的構成。
亦即,支承基板11本身由玻璃所構成,其厚度較佳為100~2000μm。密接金屬層12從確保與支承基板11之密接性之觀點來看,較佳為以選自Ti、Cr及Ni所構成之群中至少1種之金屬所構成之層,可為純金屬或亦可為合金。密接金屬層12之厚度較佳為10~300nm之程度。剝離層13從易剝離性、成膜性等觀點來看較佳為主要含碳而成之層,更佳為主要由碳或烴類所構成之層,再更佳為由硬質碳膜之非晶碳所構成。剝離層13之厚度較佳為1~20nm左右。
抗反射層14可以選自由Cr、W、Ta、Ti、Ni及Mo所構成之群中至少一種之金屬來構成。抗反射層14之厚度較佳為10~300nm左右。此外,由於抗反射層14係為了在製造步驟中提高配線層之影像檢查之精度所設之層,因此在不需要藉由影像進行之檢查步驟之情況等時亦可省略。薄銅層15係以厚度為50~2000nm左右之銅作為主成分之層。薄銅層15較佳可藉由真空蒸鍍、濺鍍或電鍍等方式形成。
又,密接金屬層12、剝離層13、抗反射層14較佳為以濺鍍等方式形成。再者,形成有適於上述條件之剝離層13等之支承基板11若有在販賣的話,則亦可將其購入,亦即準備並加以使用。
(下段墊之形成)
圖1的(b)係表示在支承基板11上之最頂層的薄銅層15之上形成有成為半導體裝置30之一部分的下段墊16之狀態。於形成下段墊16時,一開始在薄銅層15上的整面形成未圖示之光阻層(photoresist),且在該光阻層形成對應於下段墊16之形狀的所欲之圖案。
之後,在切斷線2更外側之支承基板11上之薄銅層15安裝供電用電極,將支承基板11浸泡於電鍍液且進行電鍍銅等之電解電鍍,藉此於薄銅層15露出之部分(亦即未以光阻覆蓋之部分) 形成下段墊16。然後,去除光阻。圖1的(b)係表示在形成下段墊16後已去除光阻之狀態。
下段墊16之厚度較佳為5~200μm左右,下段墊16的直徑較佳為30~200μm左右。下段墊16之上面形狀可為圓形或多邊形。為了提高下段墊16與後述之層間絕緣膜17的密接性,亦可對下段墊16之表面及側面進行粗糙化處理或形成偶合劑,以使兩者的密接性得以提高。又,根據上述步驟,亦可藉由在光阻形成之圖案之形狀,與下段墊16同時地形成用於使支承基板11上不同的兩部位電性導通的配線。
(層間絕緣膜之形成)
圖1的(c)係表示於支承基板11上以覆蓋下段墊16之方式形成層間絕緣層17且於其上形成有乾膜抗蝕劑19之狀態。作為層間絕緣膜17之材料係使用含有矽填料80%以上之環氧樹脂等。層間絕緣膜17係透過印刷法、壓縮成形法或真空層疊片狀樹脂膜之方法來形成,並於形成後進行既定程度之硬化處理。
以覆蓋下段墊16之方式形成有層間絕緣膜17之後,於層間絕緣膜17之既定處,藉由以雷射照射進行之消融等方式形成通路(via)形成用之通孔18(through hole),進一步地進行去除伴隨於通孔形成之殘渣的去渣(desmear)處理。接著,於形成有通孔18之層間絕緣膜17之上,藉由無電解鍍敷或濺鍍,形成如由銅等之金屬構成之未圖示之鍍敷片層。繼而,在其上方形成乾膜抗蝕劑19,且藉由以雷射照射進行之消融等方式於乾膜抗蝕劑19內之既定處、與通孔18部分重疊處形成開口20。圖1的(c)係表示形成有開口20之狀態。
(上段墊之形成)
在形成於切斷線2更外側之支承基板11上之層間絕緣膜17上的上述未圖示之鍍敷片層安裝供電用電極。繼而,透過將支承基板11浸泡於電鍍液且進行電鍍銅等之電解電鍍,而使銅等之金屬堆積在通孔18及開口20之內部,藉此形成通路及上段墊21(以下併稱為上段墊21)。圖2的(a)係表示在通孔18及開口20之內部形成有上段墊21之狀態。此外,因下段墊16與上段墊21同為導電性之構件,所以可將此等稱作為配線層。
(蝕刻)
之後,去除乾膜抗蝕劑19,進行層間絕緣膜17之硬化處理。又,對形成在層間絕緣膜17上之上述未圖示之鍍敷片層進行去除(蝕刻)。該等之去除可透過習知的一般方法來進行。
(半導體晶片之接合及密封)
圖2的(b)係表示在上述所形成之支承基板11上之積層物(下段墊16、上段墊21及層間絕緣膜17)之上,接合半導體晶片23並以密封層24密封半導體晶片23後之狀態。於半導體晶片23之接合時,預先形成帶有焊料之銅柱22作為半導體晶片23之電極端子,並以各銅柱22在既定之上段墊21上重疊之方式配置半導體晶片23。繼而,使用助焊劑暫時固定銅柱22與上段墊21,之後接合C4(Controlled Collapse Chip Connection)。
銅柱22與上段墊21之接合亦可藉由超音波接合來進行。又,在半導體晶片23,亦可預先形成焊球凸塊或微焊凸塊來取代帶有焊料之銅柱22。之後,以覆蓋半導體晶片23及支承基板11之主面 (圖2的(b)中上側之面)之方式,藉由壓縮成型法等來形成樹脂之密封層24。密封層24亦覆蓋下段墊16、上段墊21及層間絕緣層17之上面或側面,亦覆蓋形成於支承基板11上之剝離層13或位於剝離層13更上層之抗反射層14。
藉由上述步驟,於支承基板11上形成由密封層24、半導體晶片23、銅柱22、配線層(上段墊21及下段墊16)、層間絕緣層17所構成之中間積層體29。
(支承基板之周邊部之切斷)
中間積層體29形成後,切斷支承基板11之周邊部。即,切斷支承基板11中、較圖6所示之上述切斷線2靠外側之部分。圖2的(c)係表示為了切斷周邊部而使形成有中間積層體29之主面朝向下側配置成之支承基板11。此外,圖2的(b)與圖2的(c)中,因支承基板11以垂直於紙面之線作為旋轉中心旋轉180度而替換右端切斷線2R與左端切斷線2L之位置關係。
於切斷周邊部時,首先對相當於支承基板11之背面(與上述主面相反側之面)之右端切斷線2R與左端切斷線2L之部分,藉由刻劃輪70形成微小痕跡之切紋4R、4L。同樣地,相當於支承基板11之背面之上端切斷線2U與下端切斷線2D之部分亦形成切紋。
圖3的(a)係表示於切斷周邊部後使上下翻轉配置之支承基板11。在切斷周邊部後,對支承基板11之主面側之密封層24等之積層物,使用切割機(dicing saw)71於相當於左端切斷線2L及右端切斷線2R之部分進行切斷。同樣地,也在相當於上端切斷線2U與下端切斷線2D之部分,切斷支承基板11之主面側之密封層24等之積層物。
藉由切割機71進行之切斷,雖然係以密封層24、層間絕緣層17、抗反射層14、剝離層13、密接金屬層12為對象,但局部地切入至支承基板11之主面附近亦無妨。被切斷之積層物由於附著在支承基板11之周邊部(切斷線2更外側)之主面,因此只要支承基板11之周邊部與支承基板11密接,即便切斷也不會直接從支承基板11分離。對該狀態之支承基板11,於周邊部(較切斷線2更外周部)施加擊力,藉此於切斷線2之位置割斷(裂斷)支承基板11。
圖3的(b)係表示割斷周邊部後之狀態之支承基板11及中間積層體29。如圖3的(b)所示,於中間積層體29之切斷面,剝離層13之端部明確地外露。此外,由於切紋4R、4L係為了進行該割斷(裂斷)而形成之裂紋,因此亦可視為割斷預定線。
(中間積層體之自支承基板之剝離)
圖4的(a)係表示將已割斷周邊部之支承基板11及中間積層體29裝設於剝離裝置(80、81),自支承基板11剝離中間積層體29之狀態。作為一例,剝離裝置係具備載置支承基板11之載置台80、與設有如針等之龜裂引發器82之剝離臂81。
在中間積層體29之剝離中,首先將支承基板11之一端(在圖4的(b)中為右側)固定在載置台80上之卡止部80a。然後,使龜裂引發器82之前端接觸於形成在支承基板11上之剝離層13之附近,以按壓支承基板11上之方式形成剝離開始點。繼而,使剝離臂81相對於載置台80往圖中右邊方向相對移動,藉此將中間積層體29自支承基板11剝離。
在本例中,由於在支承基板11與中間積層體29之間形成有剝離層13,因而能夠將中間積層體29以剝離層13作為邊界面而自支承基板11均勻地剝離。接著,從自支承基板11剝離後之中間積層體29去除殘存於剝離面之剝離層13之殘骸、抗反射層14以及薄銅層15。
圖4的(b)係表示自支承基板11剝離,去除剝離層13之殘骸、抗反射層14以及薄銅層15後之中間積層體29。對於剝離層13之殘骸、抗反射層14以及薄銅層15的去除,也可以使用蝕刻等公知的一般的去除方法。
(焊球之形成)
圖5的(a)係表示為了於中間積層體29之下段墊16形成焊球,而於層間絕緣膜17之上形成阻焊劑25,於下段墊16上之阻焊劑25形成開口27後之狀態。在圖5的(a)係表示中間積層體29自圖4的(b)所示之狀態旋轉(上下反轉)。
其後,將助焊劑塗布在阻焊劑25之開口27上,將焊球26暫時固定在下段墊16上,其後進行回流(reflow)而將焊球26固定。
圖5的(b)係表示固定有焊球26之狀態的中間積層體29。
(切割)
之後,對複數個並排亦即複數個連續狀態下的中間積層體29各別以電路測試等方式進行測試,並使用切割機進行切斷(單片化)。圖5的(c)係表示切割完成後之狀態之半導體裝置30。此外,在圖1至圖5各圖中,為了容易地說明,顯示相對於支承基板11之面內方向之長度而放大厚度方向之長度。
又,在上述第一實施形態中,於支承基板11上於左右形成2個中間積層體29,但於支承基板11上形成之中間積層體29之排列數並不限於此,可形成更多個中間積層體29。此外,也可視製造之半導體裝置30之用途,而省略上述焊球之形成步驟。
(變形例)
以下參照圖7說明變形例1至4。以下之變形例係關於支承基板11之切斷方法之變形例。因此,關於支承基板11之切斷方法以外之部分,由於同上述第一實施形態故省略說明。
(變形例1)
圖7的(a)係表示在變形例1使用之支承基板11a。於支承基板11a中,與上述第一實施形態中使用之支承基板11同樣地,於其主面自基板側依序形成密接金屬層12、剝離層13、抗反射層14以及薄銅層15。其中,在其背面(與上述之主面相反側之面)於相當於左端切斷線2L及右端切斷線2R等之切斷線2的位置,預先形成切紋4aL及4aR。
因此,本變形例1中,可省去在半導體裝置之製造步驟中於支承基板11a之背面形成切紋之步驟(例如參照圖(c))。可先形成切紋4aL及4aR、密接金屬層12、剝離層13、抗反射層14以及薄銅層15中任一者。但是切紋4aL及4aR較佳為在支承基板11a上形成配線層(下段墊16)前進行。另外,關於變形例1之切紋4aL及4aR,也可與上述第一實施形態中之切紋4L及4R同樣地,視為割斷預定線。
(變形例2)
圖7的(b)係表示在變形例2使用之支承基板11b。在變形例2中,在相當於支承基板11b之主面之左端切斷線2L及右端切斷線2R等之切斷線2的位置,預先形成切紋4bL及4bR。繼而,於之後雖未圖示但在其主面自基板側依序形成密接金屬層12、剝離層13、抗反射層14以及薄銅層15。
即便是於支承基板11b之主面所形成之切紋,由於與形成於背面之切紋同樣作為割斷(裂斷)之起始點而發揮功能,因此在本變形例2亦可省去在半導體裝置之製造步驟中於支承基板11b之背面形成切紋之步驟。此外,關於變形例2之切紋4bL及4bR,也可與上述第一實施形態中之切紋4L及4R同樣地視為割斷預定線。
(變形例3)
圖7的(c)係表示在變形例3中使用之支承基板11c。於支承基板11c中,與在上述第一實施形態使用之支承基板11同樣地,於其主面自基板側依序形成密接金屬層12、剝離層13、抗反射層14以及薄銅層15。繼而,在支承基板11c之內部之相當於左端切斷線2L及右端切斷線2R等之切斷線2的位置,預先形成與其他部分相較強度較弱之劣化部分4cL及4cR。
該劣化部分4cL及4cR,例如可藉由對玻璃製的支承基板11c,將雷射集中照射於劣化部分而形成。因劣化部分4cL及4cR作為割斷(裂斷)之起始點而發揮功能,因此在本變形例3中,亦可省去在半導體裝置之製造步驟中於支承基板11c背面形成切紋之步驟。
此外,關於變形例3之劣化部分4cL及4cR,也可與上述第一實施形態中之切紋4L及4R同樣地視為割斷預定線。
(變形例4)
在變形例4中,於支承基板11之周邊部之切斷時,並非在支承基板11設置切紋以進行割斷,而是使用切割機切斷支承基板11整體。由此,在變形例4中,與上述第一實施形態、各變形例相比,由於可省去形成切紋之步驟(例如參照圖2的(c))或割斷之步驟,故可簡化切斷步驟。
(第一實施形態及變形例1~4之功效)
根據以上之第一實施形態及變形例1~4可得到以下效果。(1)本實施形態之半導體裝置30之製造方法,其係包含:準備於主面側形成有剝離層13之支承基板11之步驟;於相較支承基板11上之剝離層13靠上方,局部地形成配線層(下段墊16、上段墊21)之步驟;配置半導體晶片23於支承基板11上之步驟;形成包含配線層(下段墊16、上段墊21)之至少一部分及半導體晶片23,並且與支承基板11上之剝離層13或其上之層接觸之密封層,於支承基板11上形成包含半導體晶片23及配線層16、21、密封層24之中間積層體29之步驟;形成中間積層體29後,切斷支承基板11之周邊部之步驟;以及自已切斷周邊部之支承基板11以剝離層13作為邊界而機械性地剝離中間積層體29之步驟。由於為如所述的製造方法,因此即便於支承基板11之周邊部,產生成膜斑點或電解電鍍之接觸而造成的傷痕,該些不良影響也不會波及支承基板11之中央部,而能夠穩定地自支承基板11剝離中間積層體29。其結果為,能夠提高中間積層體29及包含該中間積層體之半導體裝置之良率(生產率)。(2)進一步地,經由以下步驟來進行支承基板11之周邊部之切斷:於支承基板11之周邊部形成割斷預定線之步驟;將形成於支承基板11上之剝離層13及密封層24在對應於割斷預定線之位置自支承基板11之主面側切斷之步驟;以及將支承基板11之周邊部沿著割斷預定線割斷之步驟;藉此,能夠更加穩定地進行支承基板11之周邊部之切斷,能更加提高生產率。(3)進一步地,作為支承基板11,使用於其主面自基板側依序形成金屬層(密接金屬層)12、剝離層13、以及薄銅層14之支承基板,藉此,能夠更穩定地實現自剝離層13之剝離。(4)進一步地,成為以下構成:於支承基板11上,以並排複數個之方式形成中間積層體29,且將並排複數個而形成之中間積層體29自支承基板11一體地剝離,並且於剝離後將中間積層體29一個一個地切斷,藉此,能夠實現生產效率高之製造方法。
(第二實施形態)
參照圖8說明半導體裝置30a之製造方法之第二實施形態。在第二實施形態,形成之配線層的層數為3層。此外,除以下說明之部分外,第二實施形態中,其製造步驟與上述第一實施形態相同。本實施形態中,於上述第一實施形態中形成上段墊21且除去乾膜抗蝕劑19後(即從圖2的(a)所示之狀態除去乾膜抗蝕劑19後),在上段墊21及層間絕緣層17之上形成第2層間絕緣膜31,於第2層間絕緣膜31之既定的部分形成通孔32。
於通孔32形成後之第2層間絕緣膜31上,藉由無電解電鍍或濺鍍,形成由銅等金屬構成之未圖示之鍍敷片層。繼而,在其上形成乾膜抗蝕劑33,於乾膜抗蝕劑33內之既定部分形成開口34。圖7的(a)表示形成有開口34之狀態。
之後,以進行電鍍銅等之電解電鍍,於通孔32及開口34之內部堆積銅等金屬而形成最上段墊35。此外,由於最上段墊35亦為導電性構件,因此亦可將其視為上述配線層之一部分。繼而,除去乾膜抗蝕劑33,進行第2層間絕緣膜31之硬化處理。又,進行在第2層間絕緣膜31上形成的上述未圖示之鍍敷片層之除去(蝕刻)。圖7的(b)係表示形成最上段墊35且除去了乾膜抗蝕劑33之狀態。
之後,藉由進行與上述實施形態中所示之(半導體晶片之接合及密封)之步驟以後相同的步驟,能夠製造出圖7的(c)所示之配線層之層數為3層(下段墊16、上段墊21、最上段墊35)之半導體裝置30a。此外,將與相對於上述第一實施形態在第二實施形態中所增加之步驟相同之步驟,進一步加入於第二實施形態中,藉此可製造配線層之層數為4層以上之半導體裝置。
(第二實施形態之功效)
根據以上之第二實施形態之製造方法,除了上述第一實施形態及變形例1~4之效果外,還具有可以高生產率製造具有3層配線層之半導體裝置之功效。
在以上各實施形態及變形例中,支承基板11本身為玻璃製,但支承基板11本身亦可使用由陶瓷、樹脂或金屬中任一者所構成之基板。又,支承基板11之形狀亦不限於正方形,亦可為長方形或圓形等其他的形狀。又,下段墊16、上段墊21、最上段墊35並不限於銅,也可以由其他金屬形成。各種光阻,可以是感光性的乾膜,也可以藉由雷射消融(Laser ablation)進行圖案形成。
再者,各中間積層體29中配置的半導體晶片23並不限於一個,亦可將複數個半導體晶片23配置於一個中間積層體29中。藉此,能夠實現更高性能的中間積層體29以及半導體裝置30。又,各中間積層體29中配置的電子零件並不限於半導體晶片23,也可以將電容、線圈、天線等被動零件與半導體晶片23一起配置。藉此,能夠實現具有僅半導體晶片23所無法實現之功效的高功能之中間積層體29及半導體裝置30。
本發明並不限定於以上內容。本發明之技術思想之範圍內所考慮到之其他態樣亦包含於本發明之範圍內。
下述之優先權基礎申請案之揭示內容作為引用文而組入至本文中。日本專利申請案2018年第019434號(2018年2月6日提出申請)。
30、30a‧‧‧半導體裝置
11、11a、11b、11c‧‧‧支承基板
12‧‧‧密接金屬層
13‧‧‧剝離層
14‧‧‧抗反射層
15‧‧‧薄銅層
16‧‧‧下段墊(配線層)
17‧‧‧層間絕緣膜
18‧‧‧通孔
19‧‧‧乾膜抗蝕劑
20‧‧‧開口
21‧‧‧上段墊(配線層)
23‧‧‧半導體晶片
24‧‧‧密封層
29‧‧‧中間積層體
2‧‧‧切斷線
3‧‧‧分離線
2L‧‧‧左端切斷線
2R‧‧‧右端切斷線
3V‧‧‧縱分離線
圖1係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示前半段步驟的圖。
圖2係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示接續圖1之步驟的圖。
圖3係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示接續圖2之步驟的圖。
圖4係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示接續圖3之步驟的圖。
圖5係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示接續圖4之步驟的圖。
圖6係說明本發明第一實施形態之半導體裝置之製造方法的圖,且係表示於支承基板上以並排複數個之方式形成有中間積層體之狀態的圖。
圖7係說明變形例1至3之半導體裝置之製造方法的圖。圖7的(a) 係說明變形例1之圖。圖7的(b) 係說明變形例2之圖 。圖7的(c) 係說明變形例3之圖。
圖8係說明本發明第二實施形態之半導體裝置之製造方法的圖。
11‧‧‧支承基板
12‧‧‧密接金屬層
13‧‧‧剝離層
14‧‧‧抗反射層
15‧‧‧薄銅層
16‧‧‧下段墊(配線層)
17‧‧‧層間絕緣膜
18‧‧‧通孔
19‧‧‧乾膜抗蝕劑
20‧‧‧開口
2L‧‧‧左端切斷線
2R‧‧‧右端切斷線
3V‧‧‧縱分離線
Claims (12)
- 一種半導體裝置之製造方法,其包含:準備於主面側形成有剝離層之支承基板的動作;於較前述支承基板上之前述剝離層靠上方,局部地形成配線層及層間絕緣膜的動作;以半導體晶片之墊之至少一部分電性連接前述配線層之至少一部分之方式,將前述半導體晶片配置於前述支承基板上的動作;形成包含前述配線層之至少一部分、前述層間絕緣膜之至少一部分及前述半導體晶片,並且與前述支承基板之前述主面上之前述剝離層或其上之層接觸,並與前述支承基板之前述主面以外的面不接觸之密封層,於前述支承基板上形成包含前述半導體晶片及前述配線層、前述密封層之中間積層體的動作;於形成前述中間積層體後,切斷前述支承基板之周邊部且為形成有前述密封層之部分的動作;以及從切斷了前述周邊部後之前述支承基板,以前述剝離層為邊界,機械性地剝離前述中間積層體的動作。
- 如請求項1所述之半導體裝置之製造方法,其中前述支承基板之前述周邊部的前述切斷,包含:於前述支承基板之周邊部形成割斷預定線的動作;在對應前述割斷預定線之位置自前述支承基板之主面側,切斷形成於前述支承基板上之前述剝離層及前述密封層的動作;以及沿著前述割斷預定線,割斷前述支承基板之周邊部的動作。
- 如請求項2所述之半導體裝置之製造方法,其中前述割斷預定線的形成,係藉由在前述支承基板之背面形成切紋的動作來進行。
- 如請求項3所述之半導體裝置之製造方法,其中前述切紋的形成,係於前述支承基板上形成前述中間積層體之後進行。
- 如請求項3所述之半導體裝置之製造方法,其中前述切紋的形成,係於在前述支承基板上形成前述配線層之前進行。
- 如請求項2所述之半導體裝置之製造方法,其中前述割斷預定線的形成,係在形成前述剝離層之前藉由在前述支承基板之主面形成切紋而進行。
- 如請求項2所述之半導體裝置之製造方法,其中前述割斷預定線的形成,係在前述支承基板之內部,藉由形成與其他部分相較強度較弱之部分而進行。
- 如請求項1至7中任一項所述之半導體裝置之製造方法,其中作為前述支承基板,係使用於前述主面自基板側依序形成有金屬層、前述剝離層、薄銅層之支承基板。
- 如請求項1至7中任一項所述之半導體裝置之製造方法,其中多次進行前述配線層的形成,以形成多層配線型之配線層。
- 如請求項1至7中任一項所述之半導體裝置之製造方法,其中於前述支承基板上以並排複數個之方式形成前述中間積層體,且將前述並排複數個而形成的前述中間積層體一體地從前述支承基板剝離,並且於前述剝離後將前述中間積層體一個一個地切斷。
- 如請求項1至7中任一項所述之半導體裝置之製造方法,其中於前述中間積層體中配置複數個前述半導體晶片。
- 如請求項1至7中任一項所述之半導體裝置之製造方法,其中於前述中間積層體中與前述半導體晶片一起地配置被動零件。
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018019434A JP6816046B2 (ja) | 2018-02-06 | 2018-02-06 | 半導体装置の製造方法 |
JPJP2018-019434 | 2018-02-06 | ||
JP2018-019434 | 2018-02-06 | ||
PCT/JP2019/003169 WO2019155959A1 (ja) | 2018-02-06 | 2019-01-30 | 半導体装置の製造方法 |
WOPCT/JP2019/003169 | 2019-01-30 | ||
??PCT/JP2019/003169 | 2019-01-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201935576A TW201935576A (zh) | 2019-09-01 |
TWI802648B true TWI802648B (zh) | 2023-05-21 |
Family
ID=67547988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108104296A TWI802648B (zh) | 2018-02-06 | 2019-02-01 | 半導體裝置之製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11521948B2 (zh) |
JP (1) | JP6816046B2 (zh) |
KR (1) | KR102407800B1 (zh) |
CN (1) | CN111684585A (zh) |
TW (1) | TWI802648B (zh) |
WO (1) | WO2019155959A1 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020131552A (ja) * | 2019-02-20 | 2020-08-31 | 株式会社東芝 | キャリアおよび半導体装置の製造方法 |
JP7362378B2 (ja) * | 2019-09-12 | 2023-10-17 | 株式会社東芝 | キャリア及び半導体装置の製造方法 |
JP7395898B2 (ja) * | 2019-09-18 | 2023-12-12 | 大日本印刷株式会社 | 半導体多面付け基板用部材、半導体多面付け基板、および半導体部材 |
CN112786515B (zh) * | 2019-11-11 | 2022-12-13 | 上海新微技术研发中心有限公司 | 一种薄膜器件的加工方法 |
CN112786513B (zh) * | 2019-11-11 | 2023-06-09 | 上海新微技术研发中心有限公司 | 一种薄膜器件的加工方法及薄膜器件 |
JP7474608B2 (ja) * | 2020-03-09 | 2024-04-25 | アオイ電子株式会社 | 半導体装置の製造方法、および半導体封止体 |
JP7521258B2 (ja) | 2020-05-26 | 2024-07-24 | Toppanホールディングス株式会社 | 基板ユニット、基板ユニットの製造方法及び半導体装置の製造方法 |
JP6985477B1 (ja) * | 2020-09-25 | 2021-12-22 | アオイ電子株式会社 | 半導体装置および半導体装置の製造方法 |
KR102684002B1 (ko) * | 2020-12-14 | 2024-07-11 | 주식회사 네패스 | 반도체 패키지 제조방법 및 이에 이용되는 가이드 프레임 |
WO2024053565A1 (ja) * | 2022-09-05 | 2024-03-14 | 三井金属鉱業株式会社 | 配線基板の製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006222164A (ja) * | 2005-02-08 | 2006-08-24 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2016134516A (ja) * | 2015-01-20 | 2016-07-25 | ローム株式会社 | 半導体装置およびその製造方法 |
US20170005044A1 (en) * | 2015-07-03 | 2017-01-05 | J-Devices Corporation | Semiconductor device and method for manufacturing same |
US20170256453A1 (en) * | 2016-03-07 | 2017-09-07 | J-Devices Corporation | Method of manufacturing semiconductor package and semiconductor package |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56158480A (en) | 1980-05-12 | 1981-12-07 | Nippon Telegr & Teleph Corp <Ntt> | Field effect transistor |
JP3455762B2 (ja) * | 1999-11-11 | 2003-10-14 | カシオ計算機株式会社 | 半導体装置およびその製造方法 |
JP2004134672A (ja) * | 2002-10-11 | 2004-04-30 | Sony Corp | 超薄型半導体装置の製造方法および製造装置、並びに超薄型の裏面照射型固体撮像装置の製造方法および製造装置 |
JP4103896B2 (ja) * | 2005-03-16 | 2008-06-18 | ヤマハ株式会社 | 半導体装置の製造方法および半導体装置 |
JP2009147270A (ja) * | 2007-12-18 | 2009-07-02 | Nec Electronics Corp | 配線基板の製造方法、配線基板、および半導体装置 |
JP2010251682A (ja) * | 2009-03-26 | 2010-11-04 | Kyocera Corp | 多数個取り配線基板 |
JP5042297B2 (ja) * | 2009-12-10 | 2012-10-03 | 日東電工株式会社 | 半導体装置の製造方法 |
JP2011204765A (ja) * | 2010-03-24 | 2011-10-13 | Toshiba Corp | 半導体装置の製造方法及び半導体装置 |
US8507322B2 (en) * | 2010-06-24 | 2013-08-13 | Akihiro Chida | Semiconductor substrate and method for manufacturing semiconductor device |
JP5458029B2 (ja) * | 2011-01-19 | 2014-04-02 | 日本特殊陶業株式会社 | 多数個取り配線基板 |
JP5225451B2 (ja) * | 2011-11-04 | 2013-07-03 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体パッケージの製造方法 |
JP2016134497A (ja) * | 2015-01-19 | 2016-07-25 | 凸版印刷株式会社 | 配線基板積層体及びこれを用いた半導体装置の製造方法 |
WO2017149810A1 (ja) * | 2016-02-29 | 2017-09-08 | 三井金属鉱業株式会社 | キャリア付銅箔及びその製造方法、並びに配線層付コアレス支持体及びプリント配線板の製造方法 |
-
2018
- 2018-02-06 JP JP2018019434A patent/JP6816046B2/ja active Active
-
2019
- 2019-01-30 KR KR1020207019198A patent/KR102407800B1/ko active IP Right Grant
- 2019-01-30 WO PCT/JP2019/003169 patent/WO2019155959A1/ja active Application Filing
- 2019-01-30 US US16/967,480 patent/US11521948B2/en active Active
- 2019-01-30 CN CN201980011621.0A patent/CN111684585A/zh not_active Withdrawn
- 2019-02-01 TW TW108104296A patent/TWI802648B/zh active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006222164A (ja) * | 2005-02-08 | 2006-08-24 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2016134516A (ja) * | 2015-01-20 | 2016-07-25 | ローム株式会社 | 半導体装置およびその製造方法 |
US20170005044A1 (en) * | 2015-07-03 | 2017-01-05 | J-Devices Corporation | Semiconductor device and method for manufacturing same |
US20170256453A1 (en) * | 2016-03-07 | 2017-09-07 | J-Devices Corporation | Method of manufacturing semiconductor package and semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
KR102407800B1 (ko) | 2022-06-10 |
WO2019155959A1 (ja) | 2019-08-15 |
CN111684585A (zh) | 2020-09-18 |
US20210217719A1 (en) | 2021-07-15 |
US11521948B2 (en) | 2022-12-06 |
TW201935576A (zh) | 2019-09-01 |
JP6816046B2 (ja) | 2021-01-20 |
KR20200094780A (ko) | 2020-08-07 |
JP2019140150A (ja) | 2019-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI802648B (zh) | 半導體裝置之製造方法 | |
JP3983146B2 (ja) | 多層配線基板の製造方法 | |
TWI286359B (en) | Method for producing wiring substrate | |
TWI598221B (zh) | 配線基板之製造方法及支持件 | |
JP3842548B2 (ja) | 半導体装置の製造方法及び半導体装置 | |
JP2016529734A (ja) | 超微細ピッチのPoPコアレスパッケージ | |
JP5903920B2 (ja) | 半導体装置の製造方法及び電子装置の製造方法 | |
JP2007242888A (ja) | 半導体パッケージ製造方法 | |
US12040272B2 (en) | Connector for implementing multi-faceted interconnection | |
JP2011528507A (ja) | 薄いメタルコンタクトを具備する集積回路をパッケージングする方法及びシステム | |
US11974404B2 (en) | Method of producing circuit boards | |
JP2023081264A (ja) | 多層配線基板の製造方法 | |
WO2022124394A1 (ja) | 支持体付き基板ユニット、基板ユニット、および支持体付き基板ユニットの製造方法 | |
JP4086607B2 (ja) | 回路装置の製造方法 | |
JP6724775B2 (ja) | 配線基板の個片化方法及びパッケージ用基板 | |
US7666292B2 (en) | Method of manufacturing printed circuit board using imprinting process | |
JP6524526B2 (ja) | 半導体素子実装用基板及び半導体装置、並びにそれらの製造方法 | |
JP7347440B2 (ja) | 半導体パッケージ用配線基板の製造方法 | |
JP2004079816A (ja) | チップ状電子部品の製造方法及びチップ状電子部品、並びにその製造に用いる疑似ウェーハの製造方法及び疑似ウェーハ、並びに実装構造 | |
US8242616B1 (en) | Method for manufacturing semiconductor device and molded structure | |
JP7528578B2 (ja) | 支持体付き基板ユニット、基板ユニット、半導体装置、および、支持体付き基板ユニットの製造方法 | |
JP7521258B2 (ja) | 基板ユニット、基板ユニットの製造方法及び半導体装置の製造方法 | |
JP6375595B2 (ja) | コアレス配線基板の製造方法および剥離装置 | |
US9269675B2 (en) | Semiconductor device and manufacturing method thereof | |
CN116711067A (zh) | 带支撑体的基板单元、基板单元以及带支撑体的基板单元的制造方法 |