TWI707452B - 半導體裝置 - Google Patents

半導體裝置 Download PDF

Info

Publication number
TWI707452B
TWI707452B TW107144338A TW107144338A TWI707452B TW I707452 B TWI707452 B TW I707452B TW 107144338 A TW107144338 A TW 107144338A TW 107144338 A TW107144338 A TW 107144338A TW I707452 B TWI707452 B TW I707452B
Authority
TW
Taiwan
Prior art keywords
electrode
chip
semiconductor
signal
channel
Prior art date
Application number
TW107144338A
Other languages
English (en)
Other versions
TW201926645A (zh
Inventor
小內俊之
小柳勝
Original Assignee
日商東芝記憶體股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商東芝記憶體股份有限公司 filed Critical 日商東芝記憶體股份有限公司
Publication of TW201926645A publication Critical patent/TW201926645A/zh
Application granted granted Critical
Publication of TWI707452B publication Critical patent/TWI707452B/zh

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/14181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06589—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/1435—Random access memory [RAM]
    • H01L2924/1438—Flash memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

根據本發明之一實施形態，設置有M(M為2以上之整數)個半導體晶片、與N(N為2以上之整數)通道量之貫通電極。將M個半導體晶片依序積層，貫通電極被埋入於上述半導體晶片而將上述半導體晶片於積層方向電性連接，上述貫通電極之連接目標於上述半導體晶片之1個或複數個上下層間更替。

Description

半導體裝置
本實施形態係關於一種半導體裝置。
為謀求半導體裝置之省空間化、高性能化及大容量化，而有時將半導體晶片積層。為取得所積層之半導體晶片之電性連接，而有時使用被稱為TSV(Through Silicon Via，矽穿孔)之貫通電極。 於使用此種TSV之半導體裝置中，為實現複數通道化而有時將進行通道切換之邏輯電路設置於各半導體晶片。
一實施形態之目的在於提供一種可謀求省空間化，並且可實現複數通道化之半導體裝置。 根據一實施形態，設置有M(M為2以上之整數)個半導體晶片、及N(N為2以上之整數)通道量之貫通電極。將M個半導體晶片依序積層。貫通電極被埋入於上述半導體晶片而將上述半導體晶片於積層方向電性連接。上述貫通電極之連接目標於上述半導體晶片之1個或複數個上下層間更替。
以下，參照隨附圖式對實施形態之半導體裝置詳細地進行說明。再者，並非藉由該等實施形態而限定本發明。 (第1實施形態) 圖1係表示第1實施形態之半導體裝置之概略構成之方塊圖。再者，於以下之實施形態中，作為半導體裝置而列舉非揮發性半導體裝置。作為非揮發性半導體裝置而列舉NAND(與非)記憶體。 圖1中，於非揮發性半導體裝置設置有NAND記憶體3及控制器2。NAND記憶體3連接於控制器2。控制器2經由主機IF(Inter Face，介面)而連接於主機1。NAND記憶體3可記憶由主機1處理之資料1。NAND記憶體3例如可搭載於SSD(Solid-State Drive，固態磁碟)，亦可搭載於SD卡(Secure Digital Memory Card，安全數位記憶卡)，還可搭載於USB(Universal Serial BUS，通用串列匯流排)記憶體。控制器2可驅動控制NAND記憶體3。再者，作為NAND記憶體3之驅動控制，可列舉例如NAND記憶體3之讀寫控制、區塊選擇、錯誤校正、耗損平均等。主機1可為個人電腦，亦可為數位相機等電子機器，還可為智慧型電話等移動終端。 於NAND記憶體3設置有依序積層之M(M為2以上之整數)個半導體晶片Cp0～CpM－1。於半導體晶片Cp0～CpM－1分別埋入有將半導體晶片Cp0～CpM－1於積層方向電性連接之貫通電極V0～VM－1。於各半導體晶片Cp0～CpM－1可設置N(N為2以上之整數)通道量之貫通電極V0～VM－1。貫通電極V0～VM－1能以使連接目標於半導體晶片Cp0～CpM－1之1個或複數個上下層間更替之方式連接。例如，貫通電極V0～VM－1可於半導體晶片Cp0～CpM－1之上下層間連接為龍捲風狀。 又，於NAND記憶體3設置有於與控制器2之間傳輸信號之介面部3A。介面部3A可針對每一半導體晶片Cp0～CpM－1而設置。介面部3A可處理N(N為2以上之整數)通道量之信號SH0～SHN－1。此處，介面部3A可相對於半導體晶片Cp0～CpM－1之各者，將N通道量之信號SH0～SHN－1中之僅1通道量之信號分別經由貫通電極V0～VM－1而與內部交換。此時，於各半導體晶片Cp0～CpM－1中，可將交換1通道量之信號之貫通電極V0～VM－1固定為N通道量之貫通電極V0～VM－1中之任1個。於各半導體晶片Cp0～CpM－1中，該固定之貫通電極V0～VM－1可選擇水平面之位置相等之貫通電極V0～VM－1。 N通道量之信號SH0～SHN－1可使用例如位址閂鎖啟動信號ALE、指令閂鎖啟動信號CLE、讀出啟動信號/RE(/表示低活動率信號)、RE、寫入啟動信號/WE、資料信號DQ、資料選通信號DQS、/DQS、晶片啟動信號/CE、寫入保護信號/WP、待命/忙碌信號RB、及晶片位址CADD。控制器2可使用該等信號而控制NAND記憶體3。 另一方面，主機IF根據應用NAND記憶體3之應用系統而變更。於NAND記憶體3應用於SSD(Solid-State Drive)之情形時，使用SAS(Serial Attached SCSI，串列連接之SCSI)、SATA(串列ATA)、及PCIe(Programmable Communications Interface，可編程通訊介面)，於NAND記憶體3應用於USB(Universal Serial Bus)記憶體等之情形時，使用USB，於NAND記憶體3應用於eMMC(embedded Multi-Media Card，嵌入式多媒體卡)之情形時，使用eMMC規格之介面，於NAND記憶體3應用於SD卡之情形時，使用SD記憶體規格之介面。 於控制器2設置有通道控制部2A。通道控制部2A控制NAND記憶體3之通道數。此處，通道控制部2A可藉由將同一信號輸入至N通道量之貫通電極V0～VM－1中之2個以上之貫通電極V0～VM－1而控制通道數。此時，通道控制部2A於使NAND記憶體3進行K(K為M以下之正整數)通道動作之情形時，可將N個通道分成K組，對同一組輸入同一信號，且對不同組輸入不同之信號。 控制器2接收自主機1經由主機IF而輸出之請求信號，且根據請求信號而產生晶片啟動信號/CE、指令閂鎖啟動信號CLE、位址閂鎖啟動信號ALE、寫入啟動信號/WE、讀出啟動信號/RE及寫入保護信號/WP等。 又，控制器2於根據自主機1接收到之請求信號而對NAND記憶體3寫入資料之情形時，經由1個以上且N個以下之通道而對NAND記憶體3供給資料。 又，控制器2於作為相對於自主機1接收到之請求信號之對主機1的回應而對NAND記憶體3進行資料讀出之情形時，經由1個以上且N個以下之通道自NAND記憶體3接收資料。 此處，相對於半導體晶片Cp0～CpM－1之各者，使N通道量之信號SH0～SHN－1中僅1通道量之信號分別經由貫通電極V0～VM－1而與內部進行交換，藉此，各半導體晶片Cp0～CpM－1無需根據所指定之通道而切換貫通電極V0～VM－1。因此，無需於各半導體晶片Cp0～CpM－1設置進行通道切換之邏輯電路，從而可謀求省空間化。 又，以使連接目標於半導體晶片Cp0～CpM－1之上下層間更替之方式連接貫通電極V0～VM－1，藉此即便於將交換1通道量之信號之貫通電極V0～VM－1於各半導體晶片Cp0～CpM－1中固定為水平面之位置相等的貫通電極V0～VM－1之情形時，亦可不針對每一半導體晶片Cp0～CpM－1而變更佈局即可謀求NAND記憶體3之複數通道化。 再者，貫通電極V0～VM－1亦可無需於半導體晶片Cp0～CpM－1之所有上下層間更替連接目標，而於一部分上下層間更替連接目標。例如，於在通道傳輸共通之信號之情形時，未必一定要更替連接目標，亦可將貫通電極V0～VM－1於上下層間連接成直線。 圖2係表示圖1之控制器及NAND記憶體之構成例之剖視圖。再者，於以下之說明中，以半導體晶片Cp0～CpM－1對應於2通道之情形為例。又，於圖2中，表示M為8之情形。 於圖2中，半導體晶片Cp0～Cp7依序積層，且安裝於支持基板12上。此處，於各半導體晶片Cp0～Cp7埋入有2通道量之貫通電極VA～VB。於各半導體晶片Cp0～Cp7，貫通電極VA以水平面之位置一致之方式配置，且貫通電極VB以水平面之位置一致之方式配置。又，於各半導體晶片Cp0～Cp7，貫通電極VA、VB可鄰接配置。貫通電極VA、VB以使連接目標於半導體晶片Cp0～Cp7之上下層間更替之方式連接。而且，貫通電極VA、VB經由焊錫球19A、19B而於半導體晶片Cp0～Cp7間連接。又，半導體晶片Cp0～C7經由接著層15而於上下層間連接。 於支持基板12之背面安裝有控制器晶片Ce1。此處，於支持基板12形成有配線23A、23B。而且，控制器晶片Ce1經由焊錫球18A、18B而連接於配線23A、23B。又，最下層之半導體晶片Cp0之貫通電極VA、VB連接於配線23A、23B，藉此控制器晶片Ce1與半導體晶片Cp0～Cp7電性連接。支持基板12經由焊錫球17而連接於安裝基板11。於安裝基板11之背面，設置有將安裝基板11連接於母基板之焊錫球16。 控制器晶片Ce1利用密封樹脂21而密封於安裝基板11上。半導體晶片Cp0～Cp7利用密封樹脂22而密封於支持基板12上。密封樹脂21、22之外周利用密封樹脂20密封，並且密封樹脂22之上部利用金屬板13密封。 圖3係表示圖2之半導體晶片之功能構成之方塊圖。再者，於圖3中，以半導體晶片Cp0為例，但對於半導體晶片Cp1～CpM－1亦相同。 於圖3中，半導體晶片Cp0包含邏輯控制部49、記憶體控制部50、記憶胞陣列41、列位址緩衝器43、列解碼器42、感測放大器44、資料暫存器45、行解碼器46、行位址緩衝器47、電壓產生電路56、輸入輸出(I/O)控制部48、指令暫存器53、位址暫存器52、狀態暫存器51、CSID(character set identifier，字元集識別符)暫存器54、待命/忙碌(R/B)電路55及邏輯電路57。 晶片啟動信號/CE、指令閂鎖啟動信號CLE、位址閂鎖啟動信號ALE、寫入啟動信號/WE、讀出啟動信號RE、/RE、寫入保護信號/WP、資料選通信號DQS、/DQS及晶片位址CADD自控制器2供給至邏輯控制部49。指令、位址及資料自控制器2經由信號線DQ0～DQ7而供給至I/O控制部48。 邏輯控制部49根據輸入信號而控制記憶體控制部50及I/O控制部48。指令暫存器53保持自I/O控制部48輸出之指令。位址暫存器52保持自I/O控制部48輸出之位址。 記憶體控制部50根據保持於指令暫存器53中之指令而控制列解碼器42、感測放大器44、資料暫存器45、行解碼器46、電壓產生電路56及R/B電路55，從而控制資料之寫入、讀出及抹除等。 R/B電路55根據記憶體控制部50之輸出信號而輸出待命/忙碌信號RB。電壓產生電路56根據記憶體控制部50之指示而產生寫入電壓、讀出電壓及抹除電壓等，且將該等電壓供給至記憶胞陣列41、列解碼器42、及感測放大器44。 記憶胞陣列41包含複數個NAND串。各NAND串係由第1、第2選擇電晶體與複數個記憶胞串聯連接而構成。於記憶胞設置有電荷儲存層及控制閘極電極。第1選擇電晶體連接於位元線，第2選擇電晶體連接於源極線。第1、第2選擇電晶體之閘極電極連接於第1、第2選擇線，各記憶胞之控制閘極電極分別連接於字元線。又，位元線之各者連接於感測放大器44。 列位址緩衝器43、行位址緩衝器47分別保持被保持於位址暫存器52中之列位址及行位址。列解碼器42對保持於列位址緩衝器43中之列位址進行解碼，且選擇記憶胞陣列41之第1、第2選擇線及字元線。行解碼器46對保持於行位址緩衝器47中之行位址進行解碼，且選擇記憶胞陣列41之位元線。 資料暫存器45於資料之寫入時，將自I/O控制部48供給之資料供給至感測放大器44。又，於資料之讀出時，保持藉由感測放大器44自選擇位元線檢測出之資料並供給至I/O控制部48。 感測放大器44於資料之寫入時，將保持於資料暫存器45中之資料寫入至所選擇之記憶胞中。又，於資料之讀出時，經由位元線而自所選擇之記憶胞讀出資料。 狀態暫存器51保持自記憶體控制部50輸出之資料之寫入、讀出及抹除例如是否正常結束等之狀態資料。保持於狀態暫存器51中之狀態資料經由I/O控制部48及控制器2而供給至主機1。 CSID暫存器54保持半導體晶片Cp0識別自身晶片之晶片識別資訊。保持於CSID暫存器54中之晶片識別資訊被供給至記憶體控制部50及邏輯電路57。 邏輯電路57根據晶片位址CADD及晶片識別資訊而產生內部啟動信號enb。由邏輯電路57產生之內部啟動信號enb被供給至I/O控制部48及邏輯控制部49。邏輯電路57於晶片位址CADD與晶片識別資訊一致時，可使內部啟動信號enb有效化。 圖4(a)係表示圖2之半導體晶片之2通道量之貫通電極之連接方法之一例之方塊圖，圖4(b)係表示圖2之半導體晶片之2通道量之貫通電極之連接方法之另一例之方塊圖。再者，於圖4(a)及圖4(b)之例中，僅表示半導體晶片Cp0～Cp2。 於圖4(a)及圖4(b)中，於半導體晶片Cp0設置有2通道量之貫通電極VA0、VB0。於半導體晶片Cp1設置有2通道量之貫通電極VA1、VB1。於半導體晶片Cp2設置有2通道量之貫通電極VA2、VB2。於貫通電極VA0上配置有貫通電極VA1，於貫通電極VA1上配置有貫通電極VA2。於貫通電極VB0上配置有貫通電極VB1，於貫通電極VB1上配置有貫通電極VB2。此處，貫通電極VA0～VA2、VB0～VB2以使連接目標於半導體晶片Cp0～Cp2之上下層間更替之方式連接。即，貫通電極VA0與貫通電極VB1電性連接，貫通電極VB1與貫通電極VA2電性連接。又，貫通電極VB0與貫通電極VA1電性連接，貫通電極VA1與貫通電極VB2電性連接。 又，如圖4(a)所示，於半導體晶片Cp0～Cp2分別設置有AND電路N0～N2。AND電路N0～N2之第1輸入端子分別連接於貫通電極VB0～VB2。對AND電路N0～N2之第2輸入端子分別輸入內部啟動信號enb0～enb2。於半導體晶片Cp0下配置有控制器晶片Ce1。於控制器晶片Ce1設置有控制器2。於控制器2設置有將2通道量之信號SH0、SH1輸入至半導體晶片Cp0～Cp2之輸入緩衝器B0、B1。而且，控制器2經由輸入緩衝器B0而輸出信號SH0，並且經由輸入緩衝器B1而輸出信號SH1。又，自控制器2將指定半導體晶片Cp0～Cp2之晶片位址CADD輸入至半導體晶片Cp0～Cp2。而且，於各半導體晶片Cp0～Cp2中，將自控制器2輸入之晶片位址CADD、與各半導體晶片Cp0～Cp2所保持之晶片識別資訊進行比較。而且，於晶片位址CADD與晶片識別資訊一致之半導體晶片Cp0～Cp2中，使內部啟動信號enb0～enb2有效化，且將信號SH0、SH1分別經由AND電路N0～N2而擷取至半導體晶片Cp0～Cp2之內部。 藉此，控制器2可對半導體晶片Cp0、Cp分配通道Ch0，並且對半導體晶片Cp1分配通道Ch1，從而可實現NAND記憶體3之2通道輸入。 又，如圖4(b)所示，於半導體晶片Cp0～Cp2分別設置有AND電路N0' ～N2'。AND電路N0'～N2'之第1輸入端子分別連接於貫通電極VB0～VB2。對AND電路N0'～N2'之第2輸入端子分別輸入內部啟動信號enb0'～enb2'。又，於控制器2設置有將2通道量之信號SH0、SH1自半導體晶片Cp0～Cp2輸出之輸出緩衝器B0'，B1'。而且，控制器2可經由輸出緩衝器B0'而接收信號SH0，並且可經由輸出緩衝器B1'而接收信號SH1。 此時，自控制器2將指定半導體晶片Cp0～Cp2之晶片位址CADD輸入至半導體晶片Cp0～Cp2。而且，於各半導體晶片Cp0～Cp2中，將自控制器2輸入之晶片位址CADD與各半導體晶片Cp0～Cp2所保持之晶片識別資訊進行比較。而且，於晶片位址CADD與晶片識別資訊一致之半導體晶片Cp0～Cp2中，使內部啟動信號enb0'～enb2'有效化，且將信號SH0、SH1分別經由AND電路N0'～N2'而自半導體晶片Cp0～Cp2之內部輸出。 藉此，控制器2可對半導體晶片Cp0、Cp2分配通道Ch0，並且可對半導體晶片Cp1分配通道Ch1，從而可實現NAND記憶體3之2通道輸出。 圖5係表示圖4之2通道量之貫通電極之連接配線例之剖視圖，圖6係表示圖5之2通道量之貫通電極之連接配線例之立體圖。再者，於圖5中，表示與圖4(a)之構成對應之連接配線例。又，於圖6中，表示半導體晶片Cp0之連接配線例。 於圖5及圖6中，於半導體晶片Cp0設置有配線H01A、H01B、H02A、H02B。配線H01A、H01B可形成於半導體晶片Cp0之第1層，配線H02A、H02B可形成於半導體晶片Cp0之第2層。於半導體晶片Cp1設置有配線H11A、H11B、H12A、H12B。配線H11A、H11B可形成於半導體晶片Cp1之第1層，配線H12A、H12B可形成於半導體晶片Cp1之第2層。 配線H01A連接於貫通電極VA0，配線H01B連接於貫通電極VB0。配線H01A連接於配線H02B，配線H01B連接於配線H02A。配線H02A可配置於貫通電極VA0上，配線H02B可配置於貫通電極VB0上。 配線H11A連接於貫通電極VA1，配線H11B連接於貫通電極VB1。配線H11A連接於配線H12B，配線H11B連接於配線H12A。配線H12A可配置於貫通電極VA1上，配線H12B可配置於貫通電極VB1上。 配線H02A經由焊錫球19A而連接於貫通電極VA1，配線H02B經由焊錫球19B而連接於貫通電極VB1。 此處，藉由使用2層配線，可不變更貫通電極VA0、VB0、VA1、VB1之位置而將貫通電極VA0連接於貫通電極VB1，且將貫通電極VB0連接於貫通電極VA1。 又，於控制器2設置有通道控制部2A，於通道控制部2A設置有MOS電晶體T0～T2。MOS電晶體T0之汲極連接於輸入緩衝器B0，MOS電晶體T1、T2之汲極連接於輸入緩衝器B1。對MOS電晶體T0、T1之源極輸入信號SH0，MOS電晶體T2之源極被輸入信號SH1。對MOS電晶體T0～T2之閘極分別輸入控制信號f0～f2。 而且，控制器2於使NAND記憶體3進行2通道動作之情形時，可將控制信號f0、f2設定為高位準，且將控制信號f1設定為低位準。藉此，控制器2可將信號SH0供給至半導體晶片Cp0，並且可將信號SH1供給至半導體晶片Cp1，從而可使NAND記憶體3進行2通道動作。 另一方面，控制器2於使NAND記憶體3進行1通道動作之情形時，可將控制信號f0、f1設定為高位準，且將控制信號f2設定為低位準。藉此，控制器2可將信號SH0供給至半導體晶片Cp0、Cp1，從而可使NAND記憶體3進行1通道動作。 (第2實施形態) 圖7係表示應用於第2實施形態之半導體裝置之4通道量之貫通電極之連接方法之方塊圖。再者，於圖7之例中表示8層量之半導體晶片Cp10～Cp18。又，於圖7之例中，表示使輸入至半導體晶片Cp10～Cp18之信號4通道化之構成，但亦可同樣應用於使自半導體晶片Cp10～Cp18輸出之信號4通道化之構成。 於圖7中，於半導體晶片Cp10設置有4通道量之貫通電極VA10～VD10。於半導體晶片Cp11設置有4通道量之貫通電極VA11～VD11。於半導體晶片Cp12設置有4通道量之貫通電極VA12～VD12。於半導體晶片Cp13設置有4通道量之貫通電極VA13～VD13。於半導體晶片Cp14設置有4通道量之貫通電極VA14～VD14。於半導體晶片Cp15設置有4通道量之貫通電極VA15～VD15。於半導體晶片Cp16設置有4通道量之貫通電極VA16～VD16。於半導體晶片Cp17設置有4通道量之貫通電極VA17～VD17。 貫通電極VA10～VA17依序積層，貫通電極VB10～VB17依序積層，貫通電極VC10～VC17依序積層，貫通電極VD10～VD17依序積層。此處，貫通電極VA10～VA17、VB10～VB17、VC10～VC17、VD10～VD17以使連接目標於半導體晶片Cp10～Cp18之上下層間依序更替之方式連接。例如，於半導體晶片Cp10、Cp11間，貫通電極VD10電性連接於貫通電極VA11，貫通電極VA10電性連接於貫通電極VB11。又，貫通電極VB10電性連接於貫通電極VC11，貫通電極VC10電性連接於貫通電極VD11。 又，於半導體晶片Cp10～Cp18分別設置有AND電路N10～N17。AND電路N10～N17之第1輸入端子分別連接於貫通電極VC10～VC17。對AND電路N10～N17之第2輸入端子分別輸入內部啟動信號enb0～enb7。於半導體晶片Cp10下配置有控制器晶片Ce2。於控制器晶片Ce2設置有控制器2'。於控制器2'設置有將4通道量之信號SH0～SH3輸入至半導體晶片Cp10～Cp18之輸入緩衝器B10～B13。而且，控制器2'經由輸入緩衝器B10而輸出信號SH0，經由輸入緩衝器B11而輸出信號SH1，經由輸入緩衝器B12而輸出信號SH2，且經由輸入緩衝器B13而輸出信號SH3。又，自控制器2'將指定半導體晶片Cp10～Cp18之晶片位址CADD輸入至半導體晶片Cp10～Cp18。而且，於各半導體晶片Cp10～Cp18中，將自控制器2'輸入之晶片位址CADD、與各半導體晶片Cp10～Cp18所保持之晶片識別資訊進行比較。而且，於晶片位址CADD與晶片識別資訊一致之半導體晶片Cp10～Cp18中，使內部啟動信號enb0～enb7有效化，且將信號SH0～SH4分別經由AND電路N10～N17而擷取至半導體晶片Cp10～Cp18之內部。 藉此，控制器2'可對半導體晶片Cp13、Cp17分配通道Ch0，對半導體晶片Cp12、Cp16分配通道Ch1，對半導體晶片Cp11、Cp15分配通道Ch2，且對半導體晶片Cp10、Cp14分配通道Ch3，從而可實現NAND記憶體3之4通道輸入。 圖8係表示圖7之4通道量之貫通電極之連接配線例之剖視圖。再者，於圖8中，表示半導體晶片Cp10、Cp11之連接配線例。又，於圖8中省略圖7之輸入緩衝器B10～B13。 於圖8中，於半導體晶片Cp10設置有配線01A～01D、02A～02D。配線01A～01D可形成於半導體晶片Cp10之第1層，配線02A～02D可形成於半導體晶片Cp10之第2層。於半導體晶片Cp11設置有配線11A～11D、12A～12B。配線11A～11D可形成於半導體晶片Cp11之第1層，配線12A～12B可形成於半導體晶片Cp11之第2層。 配線01A連接於貫通電極VA10，配線01B連接於貫通電極VB10，配線01C連接於貫通電極VC10，配線01D連接於貫通電極VD10。配線01A連接於配線02B，配線01B連接於配線02C，配線01C連接於配線02D，配線01D連接於配線02A。配線02A可配置於貫通電極VA10上，配線02B可配置於貫通電極VB10上，配線02C可配置於貫通電極VC10上，配線02D可配置於貫通電極VD10上。 配線11A連接於貫通電極VA11，配線11B連接於貫通電極VB11，配線11C連接於貫通電極VC11，配線11D連接於貫通電極VD11。配線11A連接於配線12B，配線11B連接於配線12C，配線11C連接於配線12D，配線11D連接於配線12A。配線12A可配置於貫通電極VA11上，配線12B可配置於貫通電極VB11上，配線12C可配置於貫通電極VC11上，配線12D可配置於貫通電極VD11上。 配線12A經由焊錫球52A而連接於貫通電極VA10，配線12B經由焊錫球52B而連接於貫通電極VB10，配線12C經由焊錫球52C而連接於貫通電極VC10，配線12D經由焊錫球52D而連接於貫通電極VD10。配線01A～01D分別經由焊錫球51A～51D而連接於控制器晶片Ce2。 此處，藉由使用2層配線，可不變更貫通電極VA10～VD10、VA11～VD11之位置而將貫通電極VA10連接於貫通電極VD11，將貫通電極VB10連接於貫通電極VA11，將貫通電極VC10連接於貫通電極VB11，且將貫通電極VD10連接於貫通電極VC11。 又，於控制器2'設置有通道控制部2A'，於通道控制部2A'設置有MOS電晶體T11～T17。MOS電晶體T10、T11之汲極連接於焊錫球51C，MOS電晶體T12、T13之汲極連接於焊錫球51B，MOS電晶體T14之汲極連接於焊錫球51A，MOS電晶體T15～T16之汲極連接於焊錫球51D。對MOS電晶體T11、T13、T14、T17之源極輸入信號SH0，MOS電晶體T12之源極可輸入信號SH1，MOS電晶體T10、T16之源極可輸入信號SH2，MOS電晶體T15之源極可輸入信號SH3。對MOS電晶體T10～T17之閘極分別輸入控制信號f0～f7。 而且，控制器2'於使NAND記憶體3進行4通道動作之情形時，可將控制信號f0、f2、f4、f5設定為高位準，且將控制信號f1、f3、f6、f7設定為低位準。藉此，控制器2'可將信號SH0供給至半導體晶片Cp13、Cp17，將信號SH1供給至半導體晶片Cp12、Cp16，將信號SH2供給至半導體晶片Cp11、Cp15，且將信號SH3供給至半導體晶片Cp10、Cp14，從而可使NAND記憶體3進行4通道動作。 控制器2'於使NAND記憶體3進行3通道動作之情形時，例如可將控制信號f0、f2、f4、f7設定為高位準，且將控制信號f1、f3、f5、f6設定為低位準。藉此，控制器2'可將信號SH0供給至半導體晶片Cp13、Cp17，將信號SH1供給至半導體晶片Cp12、Cp16，將信號SH2供給至半導體晶片Cp11、Cp15，且將信號SH3供給至半導體晶片Cp10、Cp14，從而可使NAND記憶體3進行3通道動作。 控制器2'於使NAND記憶體3進行2通道動作之情形，例如可將控制信號f0、f3、f4、f6設定為高位準，且將控制信號f1、f2、f5、f7設定為低位準。藉此，控制器2'可將信號SH0供給至半導體晶片Cp12、Cp13、Cp16、Cp17，且可將信號SH2供給至半導體晶片Cp10、Cp11、Cp14、Cp15，從而可使NAND記憶體3進行2通道動作。 控制器2'於使NAND記憶體3進行1通道動作之情形，可將控制信號f1、f3、f4、f7設定為高位準，且將控制信號f0、f2、f5、f6設定為低位準。藉此，控制器2'可將信號SH0供給至半導體晶片Cp10～Cp18，從而可使NAND記憶體3進行1通道動作。 圖9係表示晶片啟動信號相對於圖8之4通道量之信號之分配例之圖。 於圖9中，控制器2'可對N通道量之信號控制晶片啟動信號之分配數。例如，於1通道動作之情形時，可對4通道量之信號SH0～SH3分配共通之晶片啟動信號CE0。藉此，可減少伴隨晶片切換之晶片啟動信號之切換次數，從而可使控制簡化。或者於1通道動作之情形時，亦可對4通道量之信號SH0～SH3分配不同之晶片啟動信號CE0～CE3。藉此，可使非選擇晶片非活化，從而可降低消耗電力。 圖10(a)係表示圖8之4通道量之貫通電極之連接配線例之俯視圖，圖10(b)～圖10(e)係將圖10(a)之連接配線針對每一配線層分解而表示之俯視圖。再者，於圖10(a)～圖10(e)中，表示圖8之半導體晶片Cp11之連接配線例。 於圖10(a)中，貫通電極VA10～VD10、VA11～VD11以正方形配置。配線11A～11D分別配置於貫通電極VA11～VD11上。於配線11A～11D上，於配線11D、11A～11C之方向分別附加有引出部LA～LD。配線12A～12D分別配置於配線11D、11A～11C上。於配線12A～12D上，於配線12B～12D、12A之方向分別附加有引出部MA～MD。於配線12A～12D上分別配置有焊錫球52A～52D。而且，引出部LA～LD分別經由插塞電極PA～PD而分別連接於引出部MA～MD。 藉此，可抑制佈局面積之增大，並且可將貫通電極VA10連接於貫通電極VD11，將貫通電極VB10連接於貫通電極VA11，將貫通電極VC10連接於貫通電極VB11，且將貫通電極VD10連接於貫通電極VC11。 對本發明之若干實施形態進行了說明，但該等實施形態係作為示例而提出，並未意圖限定發明之範圍。該等新穎之實施形態能以其他各種形態實施，且可於不脫離發明之主旨之範圍進行各種省略、置換、變更。該等實施形態或其變化包含於發明之範圍或主旨中，並且包含於申請專利範圍中記載之發明及其均等之範圍。
01A‧‧‧配線01B‧‧‧配線01C‧‧‧配線01D‧‧‧配線02A‧‧‧配線02B‧‧‧配線02C‧‧‧配線02D‧‧‧配線1‧‧‧主機2‧‧‧控制器2'‧‧‧控制器2A‧‧‧通道控制部2A'‧‧‧通道控制部3‧‧‧NAND記憶體3A‧‧‧介面部11‧‧‧基板11A‧‧‧配線11B‧‧‧配線11C‧‧‧配線11D‧‧‧配線12‧‧‧支持基板12A‧‧‧配線12B‧‧‧配線12C‧‧‧配線12D‧‧‧配線13‧‧‧金屬板15‧‧‧接著層16‧‧‧焊錫球17‧‧‧焊錫球18A‧‧‧焊錫球18B‧‧‧焊錫球19A‧‧‧焊錫球19B‧‧‧焊錫球20‧‧‧密封樹脂21‧‧‧密封樹脂22‧‧‧密封樹脂23A‧‧‧配線23B‧‧‧配線41‧‧‧記憶胞陣列42‧‧‧列解碼器43‧‧‧列位址緩衝器44‧‧‧感測放大器45‧‧‧資料暫存器46‧‧‧行解碼器47‧‧‧行位址緩衝器48‧‧‧I/O控制部49‧‧‧邏輯控制部50‧‧‧記憶體控制部51‧‧‧狀態暫存器51A‧‧‧焊錫球51B‧‧‧焊錫球51C‧‧‧焊錫球51D‧‧‧焊錫球52‧‧‧位址暫存器52A‧‧‧焊錫球52B‧‧‧焊錫球52C‧‧‧焊錫球52D‧‧‧焊錫球53‧‧‧指令暫存器54‧‧‧CSID暫存器55‧‧‧R/B電路56‧‧‧電壓產生電路57‧‧‧邏輯電路ALE‧‧‧位址閂鎖啟動信號B0‧‧‧輸入緩衝器B1‧‧‧輸入緩衝器B0'‧‧‧輸出緩衝器B1'‧‧‧輸出緩衝器B10‧‧‧輸入緩衝器B11‧‧‧輸入緩衝器B12‧‧‧輸入緩衝器B13‧‧‧輸入緩衝器CADD‧‧‧晶片位址Ce1‧‧‧控制器晶片Ce2‧‧‧控制器晶片CE0‧‧‧晶片啟動信號CE1‧‧‧晶片啟動信號CE2‧‧‧晶片啟動信號CE3‧‧‧晶片啟動信號Ch0‧‧‧通道Ch1‧‧‧通道Ch2‧‧‧通道Ch3‧‧‧通道CLE‧‧‧指令閂鎖啟動信號Cp0‧‧‧半導體晶片Cp1‧‧‧半導體晶片Cp2‧‧‧半導體晶片Cp3‧‧‧半導體晶片Cp4‧‧‧半導體晶片Cp5‧‧‧半導體晶片Cp6‧‧‧半導體晶片Cp7‧‧‧半導體晶片Cp8‧‧‧半導體晶片Cp9‧‧‧半導體晶片Cp10‧‧‧半導體晶片Cp11‧‧‧半導體晶片Cp12‧‧‧半導體晶片Cp13‧‧‧半導體晶片Cp14‧‧‧半導體晶片Cp15‧‧‧半導體晶片Cp16‧‧‧半導體晶片Cp17‧‧‧半導體晶片CpM－1‧‧‧半導體晶片CpM－2‧‧‧半導體晶片DQ0‧‧‧信號線DQ1‧‧‧信號線DQ7‧‧‧信號線DQS‧‧‧資料選通信號enb0‧‧‧內部啟動信號enb1‧‧‧內部啟動信號enb2‧‧‧內部啟動信號enb3‧‧‧內部啟動信號enb4‧‧‧內部啟動信號enb5‧‧‧內部啟動信號enb6‧‧‧內部啟動信號enb7‧‧‧內部啟動信號enb0'‧‧‧內部啟動信號enb1'‧‧‧內部啟動信號enb2'‧‧‧內部啟動信號H01A‧‧‧配線H01B‧‧‧配線H02A‧‧‧配線H02B‧‧‧配線H11A‧‧‧配線H11B‧‧‧配線H12A‧‧‧配線H12B‧‧‧配線LA‧‧‧引出部LB‧‧‧引出部LC‧‧‧引出部LD‧‧‧引出部MA‧‧‧引出部MB‧‧‧引出部MC‧‧‧引出部MD‧‧‧引出部N0‧‧‧AND電路N1‧‧‧AND電路N2‧‧‧AND電路N10‧‧‧AND電路N11‧‧‧AND電路N12‧‧‧AND電路N13‧‧‧AND電路N14‧‧‧AND電路N15‧‧‧AND電路N16‧‧‧AND電路N17‧‧‧AND電路N0'‧‧‧AND電路N1'‧‧‧AND電路N2'‧‧‧AND電路PA‧‧‧插塞電極PB‧‧‧插塞電極PC‧‧‧插塞電極PD‧‧‧插塞電極RB‧‧‧待命/忙碌信號RE‧‧‧讀出啟動信號SH0～SHN－1‧‧‧信號SH1‧‧‧信號SH2‧‧‧信號SH3‧‧‧信號T0‧‧‧MOS電晶體T1‧‧‧MOS電晶體T2‧‧‧MOS電晶體T10‧‧‧MOS電晶體T11‧‧‧MOS電晶體T12‧‧‧MOS電晶體T13‧‧‧MOS電晶體T14‧‧‧MOS電晶體T15‧‧‧MOS電晶體T16‧‧‧MOS電晶體T17‧‧‧MOS電晶體V0‧‧‧貫通電極V1‧‧‧貫通電極V2‧‧‧貫通電極VA‧‧‧貫通電極VA0‧‧‧貫通電極VA1‧‧‧貫通電極VA10‧‧‧貫通電極VA11‧‧‧貫通電極VA12‧‧‧貫通電極VA13‧‧‧貫通電極VA14‧‧‧貫通電極VA15‧‧‧貫通電極VA16‧‧‧貫通電極VA17‧‧‧貫通電極VA20‧‧‧貫通電極VB‧‧‧貫通電極VB0‧‧‧貫通電極VB1‧‧‧貫通電極VB2‧‧‧貫通電極VB10‧‧‧貫通電極VB11‧‧‧貫通電極VB12‧‧‧貫通電極VB13‧‧‧貫通電極VB14‧‧‧貫通電極VB15‧‧‧貫通電極VB16‧‧‧貫通電極VB17‧‧‧貫通電極VC10‧‧‧貫通電極VC11‧‧‧貫通電極VC12‧‧‧貫通電極VC13‧‧‧貫通電極VC14‧‧‧貫通電極VC15‧‧‧貫通電極VC16‧‧‧貫通電極VC17‧‧‧貫通電極VD10‧‧‧貫通電極VD11‧‧‧貫通電極VD12‧‧‧貫通電極VD13‧‧‧貫通電極VD14‧‧‧貫通電極VD15‧‧‧貫通電極VD16‧‧‧貫通電極VD17‧‧‧貫通電極VM－1‧‧‧貫通電極VM－2‧‧‧貫通電極f0‧‧‧控制信號f1‧‧‧控制信號f2‧‧‧控制信號f3‧‧‧控制信號f4‧‧‧控制信號f5‧‧‧控制信號f6‧‧‧控制信號f7‧‧‧控制信號f15‧‧‧控制信號f16‧‧‧控制信號f17‧‧‧控制信號/DQS‧‧‧資料選通信號/RE‧‧‧讀出啟動信號/WE‧‧‧寫入啟動信號/WP‧‧‧寫入保護信號
圖1係表示第1實施形態之半導體裝置之概略構成之方塊圖。 圖2係表示圖1之控制器及NAND記憶體之構成例之剖視圖。 圖3係表示圖2之半導體晶片之功能構成之方塊圖。 圖4(a)係表示圖2之半導體晶片之2通道量之貫通電極之連接方法之一例之方塊圖，圖4(b)係表示圖2之半導體晶片之2通道量之貫通電極之連接方法之另一例之方塊圖。 圖5係表示圖4之2通道量之貫通電極之連接配線例之剖視圖。 圖6係表示圖5之2通道量之貫通電極之連接配線例之立體圖。 圖7係表示應用於第2實施形態之半導體裝置之4通道量之貫通電極之連接方法之方塊圖。 圖8係表示圖7之4通道量之貫通電極之連接配線例之剖視圖。 圖9係表示晶片啟動信號相對於圖8之4通道量之信號之分配例之圖。 圖10(a)係表示圖8之4通道量之貫通電極之連接配線例之俯視圖，圖10(b)～圖10(e)係將圖10(a)之連接配線按每一配線層分解而表示之俯視圖。
1‧‧‧主機
2‧‧‧控制器
2A‧‧‧通道控制部
3‧‧‧NAND記憶體
3A‧‧‧介面部
Cp0‧‧‧半導體晶片
Cp1‧‧‧半導體晶片
Cp2‧‧‧半導體晶片
CpM-1‧‧‧半導體晶片
CpM-2‧‧‧半導體晶片
SH0~SHN-1‧‧‧信號
V0‧‧‧貫通電極
V1‧‧‧貫通電極
V2‧‧‧貫通電極
VM-1‧‧‧貫通電極
VM-2‧‧‧貫通電極

Claims (24)

  1. 一種半導體裝置，其包含：積層之M(M為2以上之整數)個半導體晶片；及控制器晶片，其係控制上述半導體晶片；其中上述M個半導體晶片包含第1半導體晶片及第2半導體晶片；上述第1半導體晶片係積層於上述控制晶片上且包含：第1貫通電極；第2貫通電極；第3貫通電極；及第4貫通電極；上述第2半導體晶片係積層於上述第1半導體晶片上且包含：第5貫通電極；第6貫通電極；第7貫通電極；及第8貫通電極；上述第5貫通電極配置於不與上述第4貫通電極對應之位置，且電性連接於上述第4貫通電極；上述第6貫通電極配置於不與上述第1貫通電極對應之位置，且電性連接於上述第1貫通電極；且上述第5貫通電極配置於與上述第1貫通電極對應之位置；上述第6貫通電極配置於與上述第2貫通電極對應之位置，且電性連接於上述第1貫通電極； 上述第7貫通電極配置於與上述第3貫通電極對應之位置，且電性連接於上述第2貫通電極；上述第8貫通電極配置於與上述第4貫通電極對應之位置，且電性連接於上述第3貫通電極；上述控制器晶片係藉由輸入同一信號至上述第1至第4貫通電極中之2個以上貫通電極或藉由輸入不同信號至上述第1至第4貫通電極，而控制以上述第1至第8貫通電極實現之通道數；上述控制器晶片包含：第1電晶體，其源極電性耦合於第1輸入節點且其汲極電性耦合於上述第1貫通電極；第2電晶體，其源極電性耦合於第2輸入節點且其汲極電性耦合於上述第2貫通電極；第3電晶體，其源極電性耦合於第3輸入節點且其汲極電性耦合於上述第3貫通電極；第4電晶體，其源極電性耦合於第4輸入節點且其汲極電性耦合於上述第4貫通電極；第5電晶體，其源極電性耦合於上述第4輸入節點且其汲極電性耦合於上述第1貫通電極；第6電晶體，其源極電性耦合於上述第2輸入節點且其汲極電性耦合於上述第4貫通電極；及第7電晶體，其源極電性耦合於上述第2輸入節點且其汲極電性耦合於上述第1貫通電極。
  2. 如請求項1之半導體裝置，其中為使上述第1及第2半導體晶片進行K(K為M以下之整數)通道動作，上述控制器晶片將上述第1至第8貫通電晶體分成K個組，對同一組輸入上述同一信號，且對不同組輸入上述不同信號。
  3. 如請求項1之半導體裝置，其中上述控制器晶片控制信號(signal)之件數(number of pieces)，上述信號藉由控制上述第1至第7電晶體之on-off狀態而從上述第1至第4輸入節點被輸入至上述第1至第4貫通電極。
  4. 如請求項1之半導體裝置，其中上述半導體晶片為NAND記憶體。
  5. 如請求項1之半導體裝置，其中上述第1半導體晶片進而包含：第1內部電路；及第1介面，其將上述第4貫通電極電性連接於上述第1內部電路；且上述第2半導體晶片進而包含：第2內部電路；及第2介面，其將上述第4貫通電極電性連接於上述第2內部電路。
  6. 如請求項5之半導體裝置，其中上述通道包含第1通道、第2通道、第3通道及第4通道；上述第1貫通電極及上述第6貫通電極對應於上述第1通道；上述第4貫通電極及上述第5貫通電極對應於上述第2通道；上述第2貫通電極及上述第7貫通電極對應於上述第3通道；上述第3貫通電極及上述第8貫通電極對應於上述第4通道；上述第1半導體晶片中，上述第1介面形成上述第1半導體晶片用之上述第2通道；上述第2半導體晶片中，上述第2介面形成上述第2半導體晶片用之上述第4通道。
  7. 如請求項6之半導體裝置，其中上述第1介面包含：第1AND電路，其係根據第1內部啟動信號而將上述2通道之第1信號擷取至內部；上述第2介面包含：第2AND電路，其係根據第2內部啟動信號而將上述4通道之第2信號擷取至內部。
  8. 如請求項7之半導體裝置，其中上述第1半導體晶片進而包含：第1邏輯電路，其係根據晶片位址與第1晶片識別資訊而產生上述第1內部啟動信號；且上述第2半導體晶片進而包含：第2邏輯電路，其係根據另一晶片位址與第2晶片識別資訊而產生上述第2內部啟動信號。
  9. 如請求項1之半導體裝置，其中上述第1貫通電極、上述第4貫通電極、上述第2貫通電極及上述第3貫通電極以正方形配置；上述第5貫通電極、上述第6貫通電極、上述第7貫通電極及上述第8貫通電極以正方形配置。
  10. 如請求項3之半導體裝置，其中被輸入至上述第1至第4貫通電極之上述信號包含以下至少一者：位址閂鎖啟動信號(address latch enable signal)、指令閂鎖啟動信號(command latch enable signal)、讀出啟動信號(read enable signal)、寫入啟動信號(write enable signal)、資料信號(data signal)、資料選通信號(data strobe signal)、晶片啟動信號(chip enable signal)、寫入保護信號(write protect signal)、待命/忙碌信號(read/busy signal)、及晶片位址信號(chip address signal)。
  11. 如請求項10之半導體裝置，其中上述控制器晶片分配(assign)共通信號(common signal)作為被輸入至上述第1至第4貫通電極之上述信號。
  12. 如請求項10之半導體裝置，其中上述控制器晶片係：分配第1共通信號，其被輸入至上述第1及第4貫通電極；且分配第2共通信號，其被輸入至上述第2及第3貫通電極。
  13. 如請求項10之半導體裝置，其中上述控制器晶片係：分配第1共通信號，其被輸入至上述第1、第2及第4貫通電極；且分配第2信號，其被輸入至上述第3貫通電極。
  14. 如請求項10之半導體裝置，其中上述控制器晶片分配上述不同信號作為被輸入至上述第1至第4貫通電極之上述信號。
  15. 如請求項10之半導體裝置，其中上述第1半導體晶片進而包含：第1邏輯電路，其係根據晶片位址與第1晶片識別資訊而產生第1內部啟動信號；且上述第2半導體晶片進而包含：第2邏輯電路，其係根據另一晶片位址與第2晶片識別資訊而產生第2內部啟動信號。
  16. 如請求項15之半導體裝置，其中上述第1半導體晶片進而包含：第1I/O控制器，其係接收經產生之上述第1內部啟動信號；及第1邏輯控制器，其係接收經產生之上述第1內部啟動信號；且上述第2半導體晶片進而包含： 第2I/O控制器，其係接收經產生之上述第2內部啟動信號；及第2邏輯控制器，其係接收經產生之上述第2內部啟動信號。
  17. 如請求項15之半導體裝置，其中上述第1邏輯電路係：於上述晶片位址與上述第1晶片識別資訊一致時，使上述第1內部啟動信號有效化(activate)；且上述第2邏輯電路係：於上述另一晶片位址與上述第2晶片識別資訊一致時，使上述第2內部啟動信號有效化。
  18. 一種半導體裝置，其包含：積層之M(M為2以上之整數)個半導體晶片；及控制器晶片，其係控制上述半導體晶片；其中N(N為2以上之整數)個貫通電極埋入(embedded)於上述半導體晶片中所包含之各半導體晶片，以使各半導體晶片與上述半導體晶片中所包含之另一半導體晶片電性連接；上述貫通電極之連接目標(connection destination)係於上述半導體晶片之1個或複數個上下層間更替；上述控制器晶片控制以上述N個貫通電極實現之通道數為大於1且為N以下之值；上述M個半導體晶片包含第1半導體晶片及第2半導體晶片；上述第1半導體晶片包含：第1貫通電極；及第2貫通電極； 上述第2半導體晶片係積層於上述第1半導體晶片上且包含：第3貫通電極；及第4貫通電極；上述第3貫通電極配置於不與上述第2貫通電極對應之位置，且電性連接於上述第2貫通電極；上述第4貫通電極配置於不與上述第1貫通電極對應之位置，且電性連接於上述第1貫通電極；且上述第3貫通電極配置於與上述第1貫通電極對應之位置；上述第1半導體晶片進而包含：第1內部電路；及第1介面，其將上述第2貫通電極電性連接於上述第1內部電路；上述N個通道包含第1通道及第2通道；上述第1貫通電極及上述第4貫通電極對應於上述第1通道；上述第2貫通電極及上述第3貫通電極對應於上述第2通道；且上述第1半導體晶片中，上述第1介面形成上述第1半導體晶片用之上述第2通道。
  19. 如請求項18之半導體裝置，其中上述第1介面包含：第1AND電路，其係根據第1內部啟動信號(internal enable signal)而將上述第2通道之第1信號擷取至內部(take in)。
  20. 如請求項19之半導體裝置，其中上述第1半導體晶片進而包含：第1邏輯電路，其係根據晶片位址與晶片識別資訊而產生上述第 1內部啟動信號。
  21. 一種半導體裝置，其包含：積層之M(M為2以上之整數)個半導體晶片；及控制器晶片，其係控制上述半導體晶片；其中N(N為2以上之整數)個貫通電極埋入於上述半導體晶片中所包含之各半導體晶片，以使各半導體晶片與上述半導體晶片中所包含之另一半導體晶片電性連接；上述貫通電極之連接目標係於上述半導體晶片之1個或複數個上下層間更替；上述控制器晶片控制以上述N個貫通電極實現之通道數為大於1且為N以下之值；上述控制器晶片係藉由將同一信號輸入至上述N個貫通電極中之2個以上的貫通電極，而控制上述通道數為大於1且為N以下之值；且為使上述M個半導體晶片進行K(K為M以下之正整數)通道動作，上述控制器晶片將上述N通道分成K個組，對同一組輸入同一信號，且對不同組輸入不同之信號。
  22. 一種半導體裝置，其包含：積層之M(M為2以上之整數)個半導體晶片；及控制器晶片，其係控制上述半導體晶片；其中N(N為2以上之整數)個貫通電極埋入於上述半導體晶片中所包含之各半導體晶片，以使各半導體晶片與上述半導體晶片中所 包含之另一半導體晶片電性連接；上述貫通電極之連接目標係於上述半導體晶片之1個或複數個上下層間更替；上述控制器晶片控制以上述N個貫通電極實現之通道數為大於1且為N以下之值；上述M個半導體晶片包含第1半導體晶片及第2半導體晶片；上述第1半導體晶片包含：第1貫通電極；及第2貫通電極；上述第2半導體晶片係積層於上述第1半導體晶片上且包含：第3貫通電極；及第4貫通電極；上述第3貫通電極配置於不與上述第2貫通電極對應之位置，且電性連接於上述第2貫通電極；上述第4貫通電極配置於不與上述第1貫通電極對應之位置，且電性連接於上述第1貫通電極；且上述第3貫通電極配置於與上述第1貫通電極對應之位置；上述第1半導體晶片進而包含第5貫通電極及第6貫通電極；上述第2半導體晶片進而包含第7貫通電極及第8貫通電極；上述4貫通電極配置於與上述第5貫通電極對應之位置，且電性連接於上述第1貫通電極；上述7貫通電極配置於與上述第6貫通電極對應之位置，且電性連接於上述第5貫通電極； 上述8貫通電極配置於與上述第2貫通電極對應之位置，且電性連接於上述第6貫通電極；上述第1半導體晶片進而包含：第1內部電路；及第1介面，其將上述第2貫通電極電性連接於上述第1內部電路；且上述第2半導體晶片進而包含：第2內部電路；及第2介面，其將上述第2貫通電極電性連接於上述第2內部電路；上述N個通道包含第1通道、第2通道、第3通道及第4通道；上述第1貫通電極及上述第4貫通電極對應於上述第1通道；上述第2貫通電極及上述第3貫通電極對應於上述第2通道；上述第5貫通電極及上述第7貫通電極對應於上述第3通道；上述第6貫通電極及上述第8貫通電極對應於上述第4通道；上述第1半導體晶片中，上述第1介面形成上述第1半導體晶片用之上述第2通道；上述第2半導體晶片中，上述第2介面形成上述第2半導體晶片用之上述第4通道。
  23. 如請求項22之半導體裝置，其中上述第1介面包含：第1AND電路，其係根據第1內部啟動信號而將上述2通道之第1信號擷取至內部； 上述第2介面包含：第2AND電路，其係根據第2內部啟動信號而將上述4通道之第2信號擷取至內部。
  24. 如請求項23之半導體裝置，其中上述第1半導體晶片進而包含：第1邏輯電路，其係根據晶片位址與晶片識別資訊而產生上述第1內部啟動信號；且上述第2半導體晶片進而包含：第2邏輯電路，其係根據晶片位址與晶片識別資訊而產生上述第2內部啟動信號。
TW107144338A 2014-09-17 2015-03-03 半導體裝置 TWI707452B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
PCT/JP2014/074460 WO2016042603A1 (ja) 2014-09-17 2014-09-17 半導体装置
??PCT/JP2014/074460 2014-09-17
WOPCT/JP2014/074460 2014-09-17

Publications (2)

Publication Number Publication Date
TW201926645A TW201926645A (zh) 2019-07-01
TWI707452B true TWI707452B (zh) 2020-10-11

Family

ID=55532672

Family Applications (3)

Application Number Title Priority Date Filing Date
TW107144338A TWI707452B (zh) 2014-09-17 2015-03-03 半導體裝置
TW104106716A TWI585950B (zh) 2014-09-17 2015-03-03 Semiconductor device
TW106106011A TWI654746B (zh) 2014-09-17 2015-03-03 Semiconductor device

Family Applications After (2)

Application Number Title Priority Date Filing Date
TW104106716A TWI585950B (zh) 2014-09-17 2015-03-03 Semiconductor device
TW106106011A TWI654746B (zh) 2014-09-17 2015-03-03 Semiconductor device

Country Status (6)

Country Link
US (1) US10438929B2 (zh)
JP (1) JP6388350B2 (zh)
CN (1) CN106605266B (zh)
SG (1) SG11201701725QA (zh)
TW (3) TWI707452B (zh)
WO (1) WO2016042603A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6736441B2 (ja) * 2016-09-28 2020-08-05 ルネサスエレクトロニクス株式会社 半導体装置
JP6709180B2 (ja) * 2017-02-28 2020-06-10 キオクシア株式会社 メモリシステムおよび制御方法
US11257746B2 (en) * 2017-11-02 2022-02-22 The Regents Of The University Of California Power distribution within silicon interconnect fabric
JP7048289B2 (ja) * 2017-12-08 2022-04-05 キオクシア株式会社 情報処理装置および方法
JP7144951B2 (ja) * 2018-03-20 2022-09-30 キオクシア株式会社 半導体装置
JP7118785B2 (ja) * 2018-07-12 2022-08-16 キオクシア株式会社 半導体装置
JP7226055B2 (ja) * 2019-04-17 2023-02-21 富士通株式会社 半導体装置およびシステム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8334599B2 (en) * 2008-08-21 2012-12-18 Qimonda Ag Electronic device having a chip stack
TW201338098A (zh) * 2011-12-02 2013-09-16 Intel Corp 帶有提供偏移互連體的介面之堆疊式記憶體

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5585675A (en) * 1994-05-11 1996-12-17 Harris Corporation Semiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional stacking and electrical interconnections among multiple identical tubs
KR100364635B1 (ko) * 2001-02-09 2002-12-16 삼성전자 주식회사 칩-레벨에 형성된 칩 선택용 패드를 포함하는 칩-레벨3차원 멀티-칩 패키지 및 그 제조 방법
JP2007250561A (ja) 2004-04-12 2007-09-27 Japan Science & Technology Agency 半導体素子および半導体システム
JP4577688B2 (ja) * 2005-05-09 2010-11-10 エルピーダメモリ株式会社 半導体チップ選択方法、半導体チップ及び半導体集積回路装置
US7702874B2 (en) * 2005-06-22 2010-04-20 Intel Corporation Memory device identification
WO2008142961A1 (ja) * 2007-05-18 2008-11-27 Nec Corporation トポロジ特定方法、及びトポロジ特定装置
US7990171B2 (en) * 2007-10-04 2011-08-02 Samsung Electronics Co., Ltd. Stacked semiconductor apparatus with configurable vertical I/O
KR20100042021A (ko) * 2008-10-15 2010-04-23 삼성전자주식회사 반도체 칩, 스택 모듈, 메모리 카드 및 반도체 칩의 제조 방법
JP5127737B2 (ja) 2009-02-04 2013-01-23 株式会社東芝 半導体装置
JP5632584B2 (ja) 2009-02-05 2014-11-26 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
CN202758883U (zh) * 2009-05-26 2013-02-27 拉姆伯斯公司 堆叠的半导体器件组件
US8400781B2 (en) * 2009-09-02 2013-03-19 Mosaid Technologies Incorporated Using interrupted through-silicon-vias in integrated circuits adapted for stacking
GB0915515D0 (en) * 2009-09-04 2009-10-07 Ucl Business Plc Treatment of vasculoproliferative conditions
JP5564230B2 (ja) 2009-10-09 2014-07-30 ピーエスフォー ルクスコ エスエイアールエル 積層型半導体装置
US8698321B2 (en) * 2009-10-07 2014-04-15 Qualcomm Incorporated Vertically stackable dies having chip identifier structures
US8492905B2 (en) 2009-10-07 2013-07-23 Qualcomm Incorporated Vertically stackable dies having chip identifier structures
JP5559507B2 (ja) * 2009-10-09 2014-07-23 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及びこれを備える情報処理システム
US8258619B2 (en) * 2009-11-12 2012-09-04 International Business Machines Corporation Integrated circuit die stacks with translationally compatible vias
JP5686131B2 (ja) * 2010-02-17 2015-03-18 富士電機株式会社 電力変換装置
KR20110119087A (ko) * 2010-04-26 2011-11-02 삼성전자주식회사 스택형 반도체 장치
US8933345B1 (en) * 2010-05-13 2015-01-13 Xilinx, Inc. Method and apparatus for monitoring through-silicon vias
KR101751045B1 (ko) * 2010-05-25 2017-06-27 삼성전자 주식회사 3ｄ 반도체 장치
KR101179268B1 (ko) * 2010-08-05 2012-09-03 에스케이하이닉스 주식회사 관통 비아들을 통한 칩선택이 가능한 반도체 패키지
JP2012083243A (ja) 2010-10-13 2012-04-26 Elpida Memory Inc 半導体装置及びそのテスト方法
JP5684590B2 (ja) 2011-01-28 2015-03-11 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
JP2012226794A (ja) * 2011-04-18 2012-11-15 Elpida Memory Inc 半導体装置、及び半導体装置の制御方法。
JP2012255704A (ja) * 2011-06-08 2012-12-27 Elpida Memory Inc 半導体装置
KR20130011138A (ko) * 2011-07-20 2013-01-30 삼성전자주식회사 모노 랭크와 멀티 랭크로 호환 가능한 메모리 장치
KR20130042078A (ko) 2011-10-18 2013-04-26 에스케이하이닉스 주식회사 반도체 장치
JP2013105996A (ja) 2011-11-16 2013-05-30 Elpida Memory Inc 半導体装置
JP5802631B2 (ja) * 2012-09-06 2015-10-28 株式会社東芝 半導体装置
US9240381B2 (en) * 2013-09-24 2016-01-19 Nanya Technology Corporation Chip package and method for forming the same
KR102101403B1 (ko) * 2013-12-30 2020-04-17 에스케이하이닉스 주식회사 채널을 초기화시키는 3차원 반도체 장치
US9893037B1 (en) * 2017-04-20 2018-02-13 Nanya Technology Corporation Multi-chip semiconductor package, vertically-stacked devices and manufacturing thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8334599B2 (en) * 2008-08-21 2012-12-18 Qimonda Ag Electronic device having a chip stack
TW201338098A (zh) * 2011-12-02 2013-09-16 Intel Corp 帶有提供偏移互連體的介面之堆疊式記憶體

Also Published As

Publication number Publication date
JP6388350B2 (ja) 2018-09-12
TW201733085A (zh) 2017-09-16
TWI654746B (zh) 2019-03-21
CN106605266A (zh) 2017-04-26
WO2016042603A1 (ja) 2016-03-24
JPWO2016042603A1 (ja) 2017-07-13
US10438929B2 (en) 2019-10-08
CN106605266B (zh) 2019-10-18
SG11201701725QA (en) 2017-04-27
TW201613075A (en) 2016-04-01
TWI585950B (zh) 2017-06-01
TW201926645A (zh) 2019-07-01
US20170309598A1 (en) 2017-10-26

Similar Documents

Publication Publication Date Title
TWI707452B (zh) 半導體裝置
US10854293B2 (en) Segmented memory operation
US20070291565A1 (en) Architecture and method for NAND flash memory
WO2018055734A1 (ja) メモリデバイス
US11037626B2 (en) Nonvolatile memory devices including memory planes and memory systems including the same
US11282568B2 (en) Semiconductor storage device having a memory unit bonded to a circuit unit and connected to each other by a plurality of bonding metals
JP6067541B2 (ja) メモリシステムおよびメモリシステムのアセンブリ方法
US20210295884A1 (en) Nonvolatile memory devices including memory planes and memory systems including the same
JP2020102286A (ja) 半導体記憶装置
US8767472B2 (en) Non-volatile memory apparatus and methods
TWI691845B (zh) 半導體裝置
US8514632B2 (en) Semiconductor memory including program circuit of nonvolatile memory cells and system
US8942045B2 (en) Memory apparatus and methods
US11923013B2 (en) Operation method of semiconductor storage device
TWI698875B (zh) 半導體記憶裝置及記憶體系統
JP2012022740A (ja) マルチチップパッケージおよびメモリチップ
JP5537508B2 (ja) 半導体記憶装置
TWI833966B (zh) 半導體裝置及記憶體系統
US10079062B2 (en) Semiconductor device
US20230376215A1 (en) Multi-deck nand memory with hybrid deck slc