TWI523591B - 佈線基板之製造方法 - Google Patents
佈線基板之製造方法 Download PDFInfo
- Publication number
- TWI523591B TWI523591B TW099119062A TW99119062A TWI523591B TW I523591 B TWI523591 B TW I523591B TW 099119062 A TW099119062 A TW 099119062A TW 99119062 A TW99119062 A TW 99119062A TW I523591 B TWI523591 B TW I523591B
- Authority
- TW
- Taiwan
- Prior art keywords
- plating film
- film
- layer
- support plate
- plating
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/068—Apparatus for etching printed circuits
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D1/00—Electroforming
- C25D1/003—3D structures, e.g. superposed patterned layers
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/10—Electroplating with more than one layer of the same or of different metals
- C25D5/12—Electroplating with more than one layer of the same or of different metals at least one layer being of nickel or chromium
- C25D5/14—Electroplating with more than one layer of the same or of different metals at least one layer being of nickel or chromium two or more layers being of nickel or chromium, e.g. duplex or triplex layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/188—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W40/00—Arrangements for thermal protection or thermal control
- H10W40/20—Arrangements for cooling
- H10W40/22—Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0391—Using different types of conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09736—Varying thickness of a single conductor; Conductors in the same plane having different thicknesses
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10371—Shields or metal cases
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/877—Bump connectors and die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Electroplating Methods And Accessories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009140529A JP5231340B2 (ja) | 2009-06-11 | 2009-06-11 | 配線基板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201108894A TW201108894A (en) | 2011-03-01 |
| TWI523591B true TWI523591B (zh) | 2016-02-21 |
Family
ID=43305482
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW099119062A TWI523591B (zh) | 2009-06-11 | 2010-06-11 | 佈線基板之製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US8790504B2 (https=) |
| JP (1) | JP5231340B2 (https=) |
| KR (1) | KR101985020B1 (https=) |
| TW (1) | TWI523591B (https=) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8987896B2 (en) * | 2009-12-16 | 2015-03-24 | Intel Corporation | High-density inter-package connections for ultra-thin package-on-package structures, and processes of forming same |
| JP5590985B2 (ja) * | 2010-06-21 | 2014-09-17 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
| US20130168132A1 (en) * | 2011-12-29 | 2013-07-04 | Sumsung Electro-Mechanics Co., Ltd. | Printed circuit board and method of manufacturing the same |
| US8872326B2 (en) | 2012-08-29 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three dimensional (3D) fan-out packaging mechanisms |
| JP6234132B2 (ja) * | 2013-09-19 | 2017-11-22 | 新光電気工業株式会社 | 配線基板の製造方法 |
| JP6516399B2 (ja) * | 2013-10-25 | 2019-05-22 | セイコーインスツル株式会社 | 電子デバイス |
| US9673119B2 (en) * | 2014-01-24 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for bonding package lid |
| TWI566305B (zh) * | 2014-10-29 | 2017-01-11 | 巨擘科技股份有限公司 | 製造三維積體電路的方法 |
| TWI554174B (zh) | 2014-11-04 | 2016-10-11 | 上海兆芯集成電路有限公司 | 線路基板和半導體封裝結構 |
| CN104966709B (zh) | 2015-07-29 | 2017-11-03 | 恒劲科技股份有限公司 | 封装基板及其制作方法 |
| KR101706470B1 (ko) * | 2015-09-08 | 2017-02-14 | 앰코 테크놀로지 코리아 주식회사 | 표면 마감층을 갖는 반도체 디바이스 및 그 제조 방법 |
| US10204889B2 (en) | 2016-11-28 | 2019-02-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of forming thereof |
| US10314171B1 (en) * | 2017-12-29 | 2019-06-04 | Intel Corporation | Package assembly with hermetic cavity |
| JP7063718B2 (ja) * | 2018-05-17 | 2022-05-09 | エイブリック株式会社 | プリモールド基板とその製造方法および中空型半導体装置とその製造方法 |
| CN111405774B (zh) * | 2020-03-18 | 2021-05-28 | 盐城维信电子有限公司 | 一种线路板及其制造方法 |
| US20220069489A1 (en) * | 2020-08-28 | 2022-03-03 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
| KR102898150B1 (ko) | 2020-09-09 | 2025-12-11 | 삼성전자주식회사 | 반도체 패키지 |
| JP7743265B2 (ja) | 2021-10-26 | 2025-09-24 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
| KR20230135215A (ko) * | 2022-03-15 | 2023-09-25 | 삼성디스플레이 주식회사 | 회로 기판 및 이를 포함하는 표시 장치 |
| JP7845029B2 (ja) * | 2022-04-28 | 2026-04-14 | Toppanホールディングス株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3635219B2 (ja) * | 1999-03-11 | 2005-04-06 | 新光電気工業株式会社 | 半導体装置用多層基板及びその製造方法 |
| JP3546961B2 (ja) | 2000-10-18 | 2004-07-28 | 日本電気株式会社 | 半導体装置搭載用配線基板およびその製造方法、並びに半導体パッケージ |
| US7501328B2 (en) * | 2003-05-07 | 2009-03-10 | Microfabrica Inc. | Methods for electrochemically fabricating structures using adhered masks, incorporating dielectric sheets, and/or seed layers that are partially removed via planarization |
| JP2005235982A (ja) | 2004-02-19 | 2005-09-02 | Dainippon Printing Co Ltd | 配線基板の製造方法と配線基板、および半導体パッケージ |
| JP4108643B2 (ja) | 2004-05-12 | 2008-06-25 | 日本電気株式会社 | 配線基板及びそれを用いた半導体パッケージ |
| JP4146864B2 (ja) | 2005-05-31 | 2008-09-10 | 新光電気工業株式会社 | 配線基板及びその製造方法、並びに半導体装置及び半導体装置の製造方法 |
| US7989707B2 (en) * | 2005-12-14 | 2011-08-02 | Shinko Electric Industries Co., Ltd. | Chip embedded substrate and method of producing the same |
| TWI292684B (en) * | 2006-02-09 | 2008-01-11 | Phoenix Prec Technology Corp | Method for fabricating circuit board with conductive structure |
| US7911038B2 (en) * | 2006-06-30 | 2011-03-22 | Renesas Electronics Corporation | Wiring board, semiconductor device using wiring board and their manufacturing methods |
| JP5091469B2 (ja) * | 2006-12-05 | 2012-12-05 | 京セラSlcテクノロジー株式会社 | 配線基板およびその製造方法 |
| JP5032187B2 (ja) * | 2007-04-17 | 2012-09-26 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体装置の製造方法及び配線基板 |
| KR20090022877A (ko) * | 2007-08-31 | 2009-03-04 | 주식회사 탑 엔지니어링 | 박막 금속 전도선의 제조 방법 |
| KR100896810B1 (ko) * | 2007-10-16 | 2009-05-11 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
| US8461036B2 (en) * | 2009-12-22 | 2013-06-11 | Intel Corporation | Multiple surface finishes for microelectronic package substrates |
-
2009
- 2009-06-11 JP JP2009140529A patent/JP5231340B2/ja active Active
-
2010
- 2010-06-10 US US12/797,905 patent/US8790504B2/en active Active
- 2010-06-11 KR KR1020100055592A patent/KR101985020B1/ko active Active
- 2010-06-11 TW TW099119062A patent/TWI523591B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| US20100314254A1 (en) | 2010-12-16 |
| US8790504B2 (en) | 2014-07-29 |
| JP2010287742A (ja) | 2010-12-24 |
| KR101985020B1 (ko) | 2019-05-31 |
| JP5231340B2 (ja) | 2013-07-10 |
| KR20100133317A (ko) | 2010-12-21 |
| TW201108894A (en) | 2011-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI523591B (zh) | 佈線基板之製造方法 | |
| TWI487450B (zh) | 佈線基板及其製造方法 | |
| US7923367B2 (en) | Multilayer wiring substrate mounted with electronic component and method for manufacturing the same | |
| KR100800478B1 (ko) | 적층형 반도체 패키지 및 그의 제조방법 | |
| JP5026400B2 (ja) | 配線基板及びその製造方法 | |
| TWI528515B (zh) | 形成用於覆晶半導體晶粒的墊佈局的半導體裝置及方法 | |
| US8859912B2 (en) | Coreless package substrate and fabrication method thereof | |
| US8367473B2 (en) | Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof | |
| TW201436130A (zh) | 具有內建散熱座及增層電路之散熱增益型線路板 | |
| JP2017163027A (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| US11006532B2 (en) | Circuit carrier and manifacturing method thereof | |
| TW201813034A (zh) | 導線架及電子組件裝置 | |
| KR20160120344A (ko) | 박막 커패시터의 제조 방법, 집적 회로 탑재 기판 및 당해 기판을 구비한 반도체 장치 | |
| JP2023528811A (ja) | パッケージ基板 | |
| JP2008085089A (ja) | 樹脂配線基板および半導体装置 | |
| TW201523798A (zh) | Ic載板、具有該ic載板的半導體器件及其製造方法 | |
| TWI861244B (zh) | 半導體裝置以及製造半導體裝置的方法 | |
| US20090101401A1 (en) | Wiring board | |
| CN112750796A (zh) | 半导体装置以及半导体装置的制造方法 | |
| KR20110093408A (ko) | 매립형 인쇄회로기판 및 그 제조방법 | |
| JP5574132B2 (ja) | 配線基板および半導体パッケージ | |
| KR101920916B1 (ko) | 전도성 포스트를 갖는 인쇄회로기판 및 그 제조 방법 | |
| KR101920434B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
| JP2024160760A (ja) | 半導体装置実装用の配線基板およびその製造方法 | |
| TWI418278B (zh) | 具外部電性連接結構之封裝基板及其製法 |