TWI384527B - 解耦合互補式光罩圖案化轉換方法 - Google Patents

解耦合互補式光罩圖案化轉換方法 Download PDF

Info

Publication number
TWI384527B
TWI384527B TW094115651A TW94115651A TWI384527B TW I384527 B TWI384527 B TW I384527B TW 094115651 A TW094115651 A TW 094115651A TW 94115651 A TW94115651 A TW 94115651A TW I384527 B TWI384527 B TW I384527B
Authority
TW
Taiwan
Prior art keywords
layer
hard mask
gate
pattern
etching
Prior art date
Application number
TW094115651A
Other languages
English (en)
Chinese (zh)
Other versions
TW200610026A (en
Inventor
Tab A Stephens
Chong-Cheng Fu
Charles F King
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200610026A publication Critical patent/TW200610026A/zh
Application granted granted Critical
Publication of TWI384527B publication Critical patent/TWI384527B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
TW094115651A 2004-05-25 2005-05-13 解耦合互補式光罩圖案化轉換方法 TWI384527B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/853,701 US7132327B2 (en) 2004-05-25 2004-05-25 Decoupled complementary mask patterning transfer method

Publications (2)

Publication Number Publication Date
TW200610026A TW200610026A (en) 2006-03-16
TWI384527B true TWI384527B (zh) 2013-02-01

Family

ID=35451550

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094115651A TWI384527B (zh) 2004-05-25 2005-05-13 解耦合互補式光罩圖案化轉換方法

Country Status (6)

Country Link
US (1) US7132327B2 (enExample)
EP (1) EP1749312B1 (enExample)
JP (1) JP4929168B2 (enExample)
CN (1) CN100452310C (enExample)
TW (1) TWI384527B (enExample)
WO (1) WO2005117089A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7115525B2 (en) * 2004-09-02 2006-10-03 Micron Technology, Inc. Method for integrated circuit fabrication using pitch multiplication
US7390746B2 (en) * 2005-03-15 2008-06-24 Micron Technology, Inc. Multiple deposition for integration of spacers in pitch multiplication process
KR100640657B1 (ko) * 2005-07-25 2006-11-01 삼성전자주식회사 반도체 소자의 미세 패턴 형성 방법
US8123968B2 (en) 2005-08-25 2012-02-28 Round Rock Research, Llc Multiple deposition for integration of spacers in pitch multiplication process
JP2007149768A (ja) * 2005-11-24 2007-06-14 Nec Electronics Corp 半導体装置の製造方法
US7807582B2 (en) 2006-03-06 2010-10-05 Micron Technology, Inc. Method of forming contacts for a memory device
WO2007116362A1 (en) * 2006-04-07 2007-10-18 Nxp B.V. Method of manufacturing a semiconductor device
DE102006054545A1 (de) * 2006-11-20 2008-05-21 Qimonda Ag Verfahren zur Strukturierung einer Hartmaskenschicht
US20080274626A1 (en) * 2007-05-04 2008-11-06 Frederique Glowacki Method for depositing a high quality silicon dielectric film on a germanium substrate with high quality interface
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US20100099255A1 (en) * 2008-10-20 2010-04-22 Conley Willard E Method of forming a contact through an insulating layer
US10332745B2 (en) 2017-05-17 2019-06-25 Globalfoundries Inc. Dummy assist features for pattern support
US10916427B2 (en) 2018-07-11 2021-02-09 United Microelectronics Corp. Forming contact holes using litho-etch-litho-etch approach
US20220244647A1 (en) * 2021-01-29 2022-08-04 Changxin Memory Technologies, Inc. Integrated circuit structure formation method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4792534A (en) * 1985-12-25 1988-12-20 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device involving sidewall spacer formation
US6184151B1 (en) * 1997-08-21 2001-02-06 International Business Machines Corporation Method for forming cornered images on a substrate and photomask formed thereby
US6605541B1 (en) * 1998-05-07 2003-08-12 Advanced Micro Devices, Inc. Pitch reduction using a set of offset masks

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5308741A (en) * 1992-07-31 1994-05-03 Motorola, Inc. Lithographic method using double exposure techniques, mask position shifting and light phase shifting
US5415835A (en) * 1992-09-16 1995-05-16 University Of New Mexico Method for fine-line interferometric lithography
US6042998A (en) * 1993-09-30 2000-03-28 The University Of New Mexico Method and apparatus for extending spatial frequencies in photolithography images
US6233044B1 (en) * 1997-01-21 2001-05-15 Steven R. J. Brueck Methods and apparatus for integrating optical and interferometric lithography to produce complex patterns
JP2000112114A (ja) * 1998-10-08 2000-04-21 Hitachi Ltd 半導体装置及び半導体装置の製造方法
JP3257593B2 (ja) * 1999-02-05 2002-02-18 日本電気株式会社 半導体装置の製造方法
US6248635B1 (en) * 1999-10-25 2001-06-19 Advanced Micro Devices, Inc. Process for fabricating a bit-line in a monos device using a dual layer hard mask
US6818389B2 (en) 2000-09-13 2004-11-16 Massachusetts Institute Of Technology Method of design and fabrication of integrated circuits using regular arrays and gratings
US6429067B1 (en) * 2001-01-17 2002-08-06 International Business Machines Corporation Dual mask process for semiconductor devices
JP4014891B2 (ja) * 2001-03-29 2007-11-28 株式会社東芝 半導体装置の製造方法
US6780708B1 (en) * 2003-03-05 2004-08-24 Advanced Micro Devices, Inc. Method of forming core and periphery gates including two critical masking steps to form a hard mask in a core region that includes a critical dimension less than achievable at a resolution limit of lithography
US6764903B1 (en) * 2003-04-30 2004-07-20 Taiwan Semiconductor Manufacturing Co., Ltd Dual hard mask layer patterning method
JP2004363390A (ja) * 2003-06-05 2004-12-24 Toshiba Corp フォトマスクの補正方法、及び半導体装置の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4792534A (en) * 1985-12-25 1988-12-20 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device involving sidewall spacer formation
US6184151B1 (en) * 1997-08-21 2001-02-06 International Business Machines Corporation Method for forming cornered images on a substrate and photomask formed thereby
US6605541B1 (en) * 1998-05-07 2003-08-12 Advanced Micro Devices, Inc. Pitch reduction using a set of offset masks

Also Published As

Publication number Publication date
TW200610026A (en) 2006-03-16
US7132327B2 (en) 2006-11-07
JP2008500727A (ja) 2008-01-10
EP1749312A4 (en) 2009-09-16
CN1957448A (zh) 2007-05-02
EP1749312A2 (en) 2007-02-07
US20050277276A1 (en) 2005-12-15
CN100452310C (zh) 2009-01-14
WO2005117089A2 (en) 2005-12-08
WO2005117089A3 (en) 2006-06-15
EP1749312B1 (en) 2012-11-07
JP4929168B2 (ja) 2012-05-09

Similar Documents

Publication Publication Date Title
TWI384527B (zh) 解耦合互補式光罩圖案化轉換方法
US6475891B2 (en) Method of forming a pattern for a semiconductor device
US7880256B2 (en) Semiconductor device with passivation layer covering wiring layer
JP4014891B2 (ja) 半導体装置の製造方法
TWI701712B (zh) 圖案化目標層的製備方法
KR101002928B1 (ko) 반도체 소자의 미세 라인 형성방법
KR101867503B1 (ko) 반도체 소자의 미세 패턴 형성 방법
JP5574679B2 (ja) 半導体装置の製造方法
TWI694492B (zh) 半導體元件之精細互連的製備方法
US8138090B2 (en) Method for forming fine patterns in semiconductor device
JP4397248B2 (ja) 半導体装置及びその製造方法
US7785997B2 (en) Method for fabricating semiconductor device
US7556916B2 (en) Method for burying resist and method for manufacturing semiconductor device
CN107424922A (zh) 用以形成交叉耦接接触的装置及方法
US7473631B2 (en) Method of forming contact holes in a semiconductor device having first and second metal layers
JP2006245198A (ja) 半導体装置の製造方法
JP2001176976A (ja) 半導体装置及びその製造方法
JP2004363371A (ja) 電子デバイスの製造方法
JP2007149768A (ja) 半導体装置の製造方法
JP7411826B2 (ja) 半導体構造及びその製造方法
JP2005506700A (ja) 半導体回路製造のためのマルチレベル多結晶シリコンタイリング
US8507346B2 (en) Method of forming a semiconductor device having a cut-way hole to expose a portion of a hardmask layer
JP2005217122A (ja) 半導体装置の製造方法及び半導体装置
JP2008117812A (ja) 半導体装置及びその製造方法
JPH0645456A (ja) コンタクト形成方法

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent