TW301082B - - Google Patents
Download PDFInfo
- Publication number
- TW301082B TW301082B TW084112081A TW84112081A TW301082B TW 301082 B TW301082 B TW 301082B TW 084112081 A TW084112081 A TW 084112081A TW 84112081 A TW84112081 A TW 84112081A TW 301082 B TW301082 B TW 301082B
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- latch
- pulse
- trigger signal
- data
- Prior art date
Links
- 230000000630 rising effect Effects 0.000 claims description 58
- 230000003111 delayed effect Effects 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 25
- 230000004044 response Effects 0.000 claims description 25
- 230000005540 biological transmission Effects 0.000 claims description 23
- 210000004907 gland Anatomy 0.000 claims description 2
- 206010041349 Somnolence Diseases 0.000 claims 1
- 230000002079 cooperative effect Effects 0.000 claims 1
- 201000010099 disease Diseases 0.000 claims 1
- 208000037265 diseases, disorders, signs and symptoms Diseases 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 15
- 230000008859 change Effects 0.000 description 8
- 230000007704 transition Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000001174 ascending effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000019771 cognition Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 210000003127 knee Anatomy 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Landscapes
- Logic Circuits (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Optical Fibers, Optical Fiber Cores, And Optical Fiber Bundles (AREA)
- Surface Treatment Of Glass Fibres Or Filaments (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/367,103 US5557225A (en) | 1994-12-30 | 1994-12-30 | Pulsed flip-flop circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW301082B true TW301082B (enExample) | 1997-03-21 |
Family
ID=23445947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW084112081A TW301082B (enExample) | 1994-12-30 | 1995-11-15 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5557225A (enExample) |
| EP (1) | EP0800719A4 (enExample) |
| JP (1) | JPH10512112A (enExample) |
| CN (1) | CN1175327A (enExample) |
| AU (1) | AU4742696A (enExample) |
| TW (1) | TW301082B (enExample) |
| WO (1) | WO1996021272A1 (enExample) |
Families Citing this family (52)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5867718A (en) * | 1995-11-29 | 1999-02-02 | National Semiconductor Corporation | Method and apparatus for waking up a computer system via a parallel port |
| US5825225A (en) * | 1996-02-09 | 1998-10-20 | Intel Corporation | Boosted differential latch |
| US6173379B1 (en) * | 1996-05-14 | 2001-01-09 | Intel Corporation | Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle |
| US5999029A (en) * | 1996-06-28 | 1999-12-07 | Lsi Logic Corporation | Meta-hardened flip-flop |
| US6064246A (en) * | 1996-10-15 | 2000-05-16 | Kabushiki Kaisha Toshiba | Logic circuit employing flip-flop circuit |
| KR100258855B1 (ko) * | 1997-01-08 | 2000-06-15 | 김영환 | 데이타 유지 회로 |
| US6026496A (en) * | 1997-12-31 | 2000-02-15 | Micron Technology, Inc. | Method and apparatus for generating a pulse |
| US6185720B1 (en) * | 1998-06-19 | 2001-02-06 | Intel Corporation | Slaveless synchronous system design |
| US6326829B1 (en) * | 1999-10-14 | 2001-12-04 | Hewlett-Packard Company | Pulse latch with explicit, logic-enabled one-shot |
| KR100516693B1 (ko) * | 2003-04-02 | 2005-09-22 | 주식회사 하이닉스반도체 | 불휘발성 프로그래머블 로직 회로 |
| US6369631B1 (en) | 2000-06-29 | 2002-04-09 | Intel Corporation | High performance impulse flip-flops |
| US6346828B1 (en) | 2000-06-30 | 2002-02-12 | Intel Corporation | Method and apparatus for pulsed clock tri-state control |
| SE519113C2 (sv) * | 2000-11-10 | 2003-01-14 | Ericsson Telefon Ab L M | Anordning för fångning av data |
| JP2004246525A (ja) * | 2003-02-13 | 2004-09-02 | Matsushita Electric Ind Co Ltd | 順序回路、記憶素子、クロック発生回路およびクロック制御方法、ならびに回路変更方法および回路設計支援装置、半導体集積回路およびそれを備えた電子装置、ならびに電子制御装置およびそれを備えた移動体 |
| US7173475B1 (en) * | 2003-03-26 | 2007-02-06 | Cypress Semiconductor Corp. | Signal transmission amplifier circuit |
| US6937079B1 (en) | 2003-07-28 | 2005-08-30 | University Of Louisiana At Lafayette | Single-transistor-clocked flip-flop |
| JP3958322B2 (ja) * | 2004-01-28 | 2007-08-15 | シャープ株式会社 | シフトレジスタ、およびアクティブマトリクス型表示装置 |
| KR100604847B1 (ko) * | 2004-04-26 | 2006-07-26 | 삼성전자주식회사 | 저-전력 고속 래치와 이를 구비하는 데이터 저장장치 |
| KR100612417B1 (ko) * | 2004-07-21 | 2006-08-16 | 삼성전자주식회사 | 펄스-기반 고속 저전력 게이티드 플롭플롭 회로 |
| US7109776B2 (en) * | 2004-09-23 | 2006-09-19 | Intel Corporation | Gating for dual edge-triggered clocking |
| JP5355665B2 (ja) * | 2005-05-25 | 2013-11-27 | 株式会社東芝 | 半導体集積回路装置 |
| US7193444B1 (en) * | 2005-10-20 | 2007-03-20 | Chris Karabatsos | High speed data bit latch circuit |
| US7319344B2 (en) * | 2005-12-15 | 2008-01-15 | P.A. Semi, Inc. | Pulsed flop with embedded logic |
| DE102005063097B4 (de) * | 2005-12-30 | 2014-09-04 | Infineon Technologies Ag | Gepulstes statisches Flip-Flop |
| US7622965B2 (en) * | 2006-01-31 | 2009-11-24 | International Business Machines Corporation | Dual-edge shaping latch/synchronizer for re-aligning edges |
| US20090195285A1 (en) * | 2006-06-05 | 2009-08-06 | Panasonic Corporation | Semiconductor integrated circuit |
| JP2007336482A (ja) | 2006-06-19 | 2007-12-27 | Toshiba Corp | 半導体集積回路装置 |
| WO2008041058A1 (en) * | 2006-10-03 | 2008-04-10 | Freescale Semiconductor, Inc. | Device and system for reducing noise induced errors |
| KR20080065122A (ko) * | 2007-01-08 | 2008-07-11 | 삼성전자주식회사 | 고속 동작을 위한 플립플롭 |
| US7583103B2 (en) * | 2007-03-30 | 2009-09-01 | Altera Corporation | Configurable time borrowing flip-flops |
| US7746137B2 (en) * | 2007-08-28 | 2010-06-29 | Qualcomm Incorporated | Sequential circuit element including a single clocked transistor |
| US7391250B1 (en) * | 2007-09-02 | 2008-06-24 | United Microelectronics Corp. | Data retention cell and data retention method based on clock-gating and feedback mechanism |
| US7724058B2 (en) * | 2007-10-31 | 2010-05-25 | Qualcomm Incorporated | Latch structure and self-adjusting pulse generator using the latch |
| JP5182291B2 (ja) | 2007-11-12 | 2013-04-17 | 富士通セミコンダクター株式会社 | 半導体装置 |
| US7962681B2 (en) * | 2008-01-09 | 2011-06-14 | Qualcomm Incorporated | System and method of conditional control of latch circuit devices |
| US7872516B2 (en) * | 2008-11-25 | 2011-01-18 | Oracle America, Inc. | Precision pulse generator |
| EP2234272A3 (en) * | 2009-03-23 | 2015-09-30 | Oticon A/S | Low-power dual-edge-triggered storage cell with scan test support and clock gating circuit therefor |
| US7816966B1 (en) * | 2009-04-16 | 2010-10-19 | Oracle America, Inc. | Economy precision pulse generator |
| JP2010273322A (ja) * | 2009-04-23 | 2010-12-02 | Nec Engineering Ltd | 多数決回路付きフリップフロップ回路 |
| JP5359521B2 (ja) * | 2009-04-24 | 2013-12-04 | ソニー株式会社 | バイナリ値変換回路およびその方法、ad変換装置、固体撮像素子、並びにカメラシステム |
| US8067971B2 (en) * | 2009-09-18 | 2011-11-29 | Arm Limited | Providing additional inputs to a latch circuit |
| US8791739B2 (en) * | 2009-10-28 | 2014-07-29 | Freescale Semiconductor, Inc. | Flip-flop having shared feedback and method of operation |
| US8143929B2 (en) | 2009-10-28 | 2012-03-27 | Freescale Semiconductor, Inc. | Flip-flop having shared feedback and method of operation |
| FR2963687A1 (fr) * | 2010-08-06 | 2012-02-10 | Dolphin Integration Sa | Arbre d'horloge pour bascules commandees par impulsions |
| US8063685B1 (en) | 2010-08-08 | 2011-11-22 | Freescale Semiconductor, Inc. | Pulsed flip-flop circuit |
| US8564354B2 (en) * | 2011-08-03 | 2013-10-22 | Qualcomm Incorporated | Circuits and methods for latch-tracking pulse generation |
| US8952740B2 (en) * | 2013-02-01 | 2015-02-10 | Industrial Technology Research Institute | Pulsed latching apparatus and method for generating pulse signal of pulsed latch thereof |
| US8841953B2 (en) * | 2013-02-22 | 2014-09-23 | Nvidia Corporation | Low clock energy double-edge-triggered flip-flop circuit |
| US9590602B2 (en) | 2014-06-13 | 2017-03-07 | Stmicroelectronics International N.V. | System and method for a pulse generator |
| US9564881B2 (en) * | 2015-05-22 | 2017-02-07 | Qualcomm Incorporated | Area-efficient metal-programmable pulse latch design |
| US9979394B2 (en) * | 2016-02-16 | 2018-05-22 | Qualcomm Incorporated | Pulse-generator |
| CN113282531B (zh) * | 2021-05-28 | 2023-08-11 | 福州大学 | 基于脉冲触发的二端口串行数据收发电路及方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1256752A (enExample) * | 1968-06-08 | 1971-12-15 | ||
| JPS56104529A (en) * | 1980-01-24 | 1981-08-20 | Yamatake Honeywell Co Ltd | Flip-flop circuit |
| JPS5979630A (ja) * | 1982-10-29 | 1984-05-08 | Hitachi Ltd | 論理回路 |
| JPH0763135B2 (ja) * | 1986-09-05 | 1995-07-05 | 日本電気株式会社 | 半導体集積論理回路 |
| IT1221969B (it) * | 1987-07-07 | 1990-08-31 | Montedison Spa | Registro asincrono ad ingressi mutlipli |
| JPH02205110A (ja) * | 1989-02-03 | 1990-08-15 | Matsushita Electric Ind Co Ltd | フリップフロップ回路装置 |
| IT1236578B (it) * | 1989-07-04 | 1993-03-16 | Ind Face Standard S P A Milano | Dispositivo per la trasformazione di un flip flop di tipo d in un flip flop denominato di tipo b in grado di campionare i dati sui fronti di salita e sui fronti di discesa del segnale di clock. |
| US5038059A (en) * | 1990-02-20 | 1991-08-06 | Vlsi Technology, Inc. | Status register with asynchronous set and reset signals |
| US5023486A (en) * | 1990-03-30 | 1991-06-11 | Atmel Corporation | Logic output control circuit for a latch |
| US5059818A (en) * | 1990-06-01 | 1991-10-22 | Advanced Micro Devices, Inc. | Self-regulating clock generator |
| JPH05110391A (ja) * | 1991-10-18 | 1993-04-30 | Sharp Corp | Dフリツプフロツプ回路 |
| DE4206082C1 (enExample) * | 1992-02-27 | 1993-04-08 | Siemens Ag, 8000 Muenchen, De | |
| JPH06104701A (ja) * | 1992-09-24 | 1994-04-15 | Nec Ic Microcomput Syst Ltd | フリップフロップ回路 |
-
1994
- 1994-12-30 US US08/367,103 patent/US5557225A/en not_active Expired - Lifetime
-
1995
- 1995-11-15 TW TW084112081A patent/TW301082B/zh active
- 1995-12-28 EP EP95944660A patent/EP0800719A4/en not_active Withdrawn
- 1995-12-28 WO PCT/US1995/016878 patent/WO1996021272A1/en not_active Ceased
- 1995-12-28 CN CN95197685A patent/CN1175327A/zh active Pending
- 1995-12-28 JP JP8521121A patent/JPH10512112A/ja not_active Ceased
- 1995-12-28 AU AU47426/96A patent/AU4742696A/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| CN1175327A (zh) | 1998-03-04 |
| EP0800719A1 (en) | 1997-10-15 |
| JPH10512112A (ja) | 1998-11-17 |
| EP0800719A4 (en) | 1999-12-22 |
| WO1996021272A1 (en) | 1996-07-11 |
| AU4742696A (en) | 1996-07-24 |
| US5557225A (en) | 1996-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW301082B (enExample) | ||
| EP0863461B1 (en) | Self-timed pipelined datapath system and asynchronous signal control circuit | |
| US9772648B2 (en) | Low power asynchronous counters in a synchronous system | |
| US5774005A (en) | Latching methodology | |
| TW425766B (en) | Non-integer frequency division device | |
| KR100612417B1 (ko) | 펄스-기반 고속 저전력 게이티드 플롭플롭 회로 | |
| TW527597B (en) | Internal clock generating circuit of synchronous type semiconductor memory device and method thereof | |
| TW308691B (enExample) | ||
| JPH09120672A (ja) | 同期式半導体メモリ | |
| JP2579237B2 (ja) | フロースルーラッチ回路を有する状態素子回路、該状態素子回路を有するvlsi回路、及びラッチをマスタースレーブフリップフロップの機能的代替物として作動する方法 | |
| TW507418B (en) | Synchronization element for converting asynchronous pulse signal into synchronous pulse signal | |
| TW417250B (en) | Semiconductor integrated circuit | |
| TW317617B (enExample) | ||
| CN100576140C (zh) | 产生数字信号处理器和存储器的时钟信号的电路和方法 | |
| JPS6045828A (ja) | シングルチツプマイコン | |
| JP3339562B2 (ja) | フリップフロップ回路 | |
| CN115865050A (zh) | 一种cmos低功耗边沿触发器 | |
| TW420905B (en) | Clock monitor circuit and syncuronous semiconductor memory device using this circuit | |
| Oklobdzija | Clocking in multi-GHz environment | |
| TW382086B (en) | Internal clock generation circuit of synchronous semiconductor device | |
| WO2025019091A9 (en) | Clock gating circuit for dual-edge-triggered flip-flops | |
| JP2007299355A (ja) | マイクロプロセッサ | |
| JP3001475B2 (ja) | 半導体記憶装置 | |
| Karthikeyan et al. | Development of SRAM-APB protocol interface and verification | |
| TW393642B (en) | A synchronous memory device having a plurality of clock input buffers |