|
US5867718A
(en)
*
|
1995-11-29 |
1999-02-02 |
National Semiconductor Corporation |
Method and apparatus for waking up a computer system via a parallel port
|
|
US5825225A
(en)
*
|
1996-02-09 |
1998-10-20 |
Intel Corporation |
Boosted differential latch
|
|
US6173379B1
(en)
*
|
1996-05-14 |
2001-01-09 |
Intel Corporation |
Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle
|
|
US5999029A
(en)
*
|
1996-06-28 |
1999-12-07 |
Lsi Logic Corporation |
Meta-hardened flip-flop
|
|
US6064246A
(en)
*
|
1996-10-15 |
2000-05-16 |
Kabushiki Kaisha Toshiba |
Logic circuit employing flip-flop circuit
|
|
KR100258855B1
(ko)
*
|
1997-01-08 |
2000-06-15 |
김영환 |
데이타 유지 회로
|
|
US6026496A
(en)
*
|
1997-12-31 |
2000-02-15 |
Micron Technology, Inc. |
Method and apparatus for generating a pulse
|
|
US6185720B1
(en)
*
|
1998-06-19 |
2001-02-06 |
Intel Corporation |
Slaveless synchronous system design
|
|
US6326829B1
(en)
*
|
1999-10-14 |
2001-12-04 |
Hewlett-Packard Company |
Pulse latch with explicit, logic-enabled one-shot
|
|
KR100516693B1
(ko)
*
|
2003-04-02 |
2005-09-22 |
주식회사 하이닉스반도체 |
불휘발성 프로그래머블 로직 회로
|
|
US6369631B1
(en)
|
2000-06-29 |
2002-04-09 |
Intel Corporation |
High performance impulse flip-flops
|
|
US6346828B1
(en)
|
2000-06-30 |
2002-02-12 |
Intel Corporation |
Method and apparatus for pulsed clock tri-state control
|
|
SE519113C2
(sv)
*
|
2000-11-10 |
2003-01-14 |
Ericsson Telefon Ab L M |
Anordning för fångning av data
|
|
JP2004246525A
(ja)
*
|
2003-02-13 |
2004-09-02 |
Matsushita Electric Ind Co Ltd |
順序回路、記憶素子、クロック発生回路およびクロック制御方法、ならびに回路変更方法および回路設計支援装置、半導体集積回路およびそれを備えた電子装置、ならびに電子制御装置およびそれを備えた移動体
|
|
US7173475B1
(en)
*
|
2003-03-26 |
2007-02-06 |
Cypress Semiconductor Corp. |
Signal transmission amplifier circuit
|
|
US6937079B1
(en)
|
2003-07-28 |
2005-08-30 |
University Of Louisiana At Lafayette |
Single-transistor-clocked flip-flop
|
|
JP3958322B2
(ja)
*
|
2004-01-28 |
2007-08-15 |
シャープ株式会社 |
シフトレジスタ、およびアクティブマトリクス型表示装置
|
|
KR100604847B1
(ko)
*
|
2004-04-26 |
2006-07-26 |
삼성전자주식회사 |
저-전력 고속 래치와 이를 구비하는 데이터 저장장치
|
|
KR100612417B1
(ko)
*
|
2004-07-21 |
2006-08-16 |
삼성전자주식회사 |
펄스-기반 고속 저전력 게이티드 플롭플롭 회로
|
|
US7109776B2
(en)
*
|
2004-09-23 |
2006-09-19 |
Intel Corporation |
Gating for dual edge-triggered clocking
|
|
JP5355665B2
(ja)
*
|
2005-05-25 |
2013-11-27 |
株式会社東芝 |
半導体集積回路装置
|
|
US7193444B1
(en)
*
|
2005-10-20 |
2007-03-20 |
Chris Karabatsos |
High speed data bit latch circuit
|
|
US7319344B2
(en)
*
|
2005-12-15 |
2008-01-15 |
P.A. Semi, Inc. |
Pulsed flop with embedded logic
|
|
DE102005063097B4
(de)
*
|
2005-12-30 |
2014-09-04 |
Infineon Technologies Ag |
Gepulstes statisches Flip-Flop
|
|
US7622965B2
(en)
*
|
2006-01-31 |
2009-11-24 |
International Business Machines Corporation |
Dual-edge shaping latch/synchronizer for re-aligning edges
|
|
US20090195285A1
(en)
*
|
2006-06-05 |
2009-08-06 |
Panasonic Corporation |
Semiconductor integrated circuit
|
|
JP2007336482A
(ja)
|
2006-06-19 |
2007-12-27 |
Toshiba Corp |
半導体集積回路装置
|
|
US7982521B2
(en)
*
|
2006-10-03 |
2011-07-19 |
Freescale Semiconductor, Inc. |
Device and system for reducing noise induced errors
|
|
KR20080065122A
(ko)
*
|
2007-01-08 |
2008-07-11 |
삼성전자주식회사 |
고속 동작을 위한 플립플롭
|
|
US7583103B2
(en)
*
|
2007-03-30 |
2009-09-01 |
Altera Corporation |
Configurable time borrowing flip-flops
|
|
US7746137B2
(en)
*
|
2007-08-28 |
2010-06-29 |
Qualcomm Incorporated |
Sequential circuit element including a single clocked transistor
|
|
US7391250B1
(en)
*
|
2007-09-02 |
2008-06-24 |
United Microelectronics Corp. |
Data retention cell and data retention method based on clock-gating and feedback mechanism
|
|
US7724058B2
(en)
*
|
2007-10-31 |
2010-05-25 |
Qualcomm Incorporated |
Latch structure and self-adjusting pulse generator using the latch
|
|
JP5182291B2
(ja)
*
|
2007-11-12 |
2013-04-17 |
富士通セミコンダクター株式会社 |
半導体装置
|
|
US7962681B2
(en)
|
2008-01-09 |
2011-06-14 |
Qualcomm Incorporated |
System and method of conditional control of latch circuit devices
|
|
US7872516B2
(en)
*
|
2008-11-25 |
2011-01-18 |
Oracle America, Inc. |
Precision pulse generator
|
|
EP2234272A3
(en)
*
|
2009-03-23 |
2015-09-30 |
Oticon A/S |
Low-power dual-edge-triggered storage cell with scan test support and clock gating circuit therefor
|
|
US7816966B1
(en)
*
|
2009-04-16 |
2010-10-19 |
Oracle America, Inc. |
Economy precision pulse generator
|
|
JP2010273322A
(ja)
*
|
2009-04-23 |
2010-12-02 |
Nec Engineering Ltd |
多数決回路付きフリップフロップ回路
|
|
JP5359521B2
(ja)
*
|
2009-04-24 |
2013-12-04 |
ソニー株式会社 |
バイナリ値変換回路およびその方法、ad変換装置、固体撮像素子、並びにカメラシステム
|
|
US8067971B2
(en)
*
|
2009-09-18 |
2011-11-29 |
Arm Limited |
Providing additional inputs to a latch circuit
|
|
US8143929B2
(en)
|
2009-10-28 |
2012-03-27 |
Freescale Semiconductor, Inc. |
Flip-flop having shared feedback and method of operation
|
|
US8791739B2
(en)
|
2009-10-28 |
2014-07-29 |
Freescale Semiconductor, Inc. |
Flip-flop having shared feedback and method of operation
|
|
FR2963687A1
(fr)
*
|
2010-08-06 |
2012-02-10 |
Dolphin Integration Sa |
Arbre d'horloge pour bascules commandees par impulsions
|
|
US8063685B1
(en)
|
2010-08-08 |
2011-11-22 |
Freescale Semiconductor, Inc. |
Pulsed flip-flop circuit
|
|
US8564354B2
(en)
*
|
2011-08-03 |
2013-10-22 |
Qualcomm Incorporated |
Circuits and methods for latch-tracking pulse generation
|
|
US8952740B2
(en)
*
|
2013-02-01 |
2015-02-10 |
Industrial Technology Research Institute |
Pulsed latching apparatus and method for generating pulse signal of pulsed latch thereof
|
|
US8841953B2
(en)
*
|
2013-02-22 |
2014-09-23 |
Nvidia Corporation |
Low clock energy double-edge-triggered flip-flop circuit
|
|
US9590602B2
(en)
|
2014-06-13 |
2017-03-07 |
Stmicroelectronics International N.V. |
System and method for a pulse generator
|
|
US9564881B2
(en)
*
|
2015-05-22 |
2017-02-07 |
Qualcomm Incorporated |
Area-efficient metal-programmable pulse latch design
|
|
US9979394B2
(en)
*
|
2016-02-16 |
2018-05-22 |
Qualcomm Incorporated |
Pulse-generator
|
|
CN113282531B
(zh)
*
|
2021-05-28 |
2023-08-11 |
福州大学 |
基于脉冲触发的二端口串行数据收发电路及方法
|