TW202008539A - 構裝結構、其接合方法及用於其的線路板 - Google Patents
構裝結構、其接合方法及用於其的線路板 Download PDFInfo
- Publication number
- TW202008539A TW202008539A TW107127118A TW107127118A TW202008539A TW 202008539 A TW202008539 A TW 202008539A TW 107127118 A TW107127118 A TW 107127118A TW 107127118 A TW107127118 A TW 107127118A TW 202008539 A TW202008539 A TW 202008539A
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- adhesive layer
- layer
- conductive pillars
- pads
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 72
- 239000000758 substrate Substances 0.000 claims abstract description 156
- 239000012790 adhesive layer Substances 0.000 claims abstract description 116
- 239000010410 layer Substances 0.000 claims description 92
- 238000004806 packaging method and process Methods 0.000 claims description 38
- 229910052751 metal Inorganic materials 0.000 claims description 33
- 239000002184 metal Substances 0.000 claims description 33
- 239000000853 adhesive Substances 0.000 claims description 20
- 230000001070 adhesive effect Effects 0.000 claims description 20
- 229920000642 polymer Polymers 0.000 claims description 20
- 239000011241 protective layer Substances 0.000 claims description 16
- 238000003825 pressing Methods 0.000 claims description 14
- 239000003989 dielectric material Substances 0.000 claims description 9
- 238000000059 patterning Methods 0.000 claims 1
- 239000000463 material Substances 0.000 description 27
- 238000004519 manufacturing process Methods 0.000 description 18
- 230000000694 effects Effects 0.000 description 15
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 10
- 239000004642 Polyimide Substances 0.000 description 9
- 229920001721 polyimide Polymers 0.000 description 9
- 239000007769 metal material Substances 0.000 description 8
- 238000003475 lamination Methods 0.000 description 7
- 239000004593 Epoxy Substances 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- 238000007772 electroless plating Methods 0.000 description 6
- 238000009713 electroplating Methods 0.000 description 6
- 238000007789 sealing Methods 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- 230000001681 protective effect Effects 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000004925 Acrylic resin Substances 0.000 description 3
- 229920000178 Acrylic resin Polymers 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 238000004380 ashing Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 238000012536 packaging technology Methods 0.000 description 3
- 229910052763 palladium Inorganic materials 0.000 description 3
- 238000007517 polishing process Methods 0.000 description 3
- -1 polybenzazole (PBO) Substances 0.000 description 3
- 229920001296 polysiloxane Polymers 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910017083 AlN Inorganic materials 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910021389 graphene Inorganic materials 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 239000006087 Silane Coupling Agent Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920002577 polybenzoxazole Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000007670 refining Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/481—Insulating layers on insulating parts, with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02331—Multilayer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/276—Manufacturing methods by patterning a pre-deposited material
- H01L2224/27618—Manufacturing methods by patterning a pre-deposited material with selective exposure, development and removal of a photosensitive layer material, e.g. of a photosensitive conductive resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
- H01L2224/29191—The principal constituent being an elastomer, e.g. silicones, isoprene, neoprene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/2954—Coating
- H01L2224/2957—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/2954—Coating
- H01L2224/29599—Material
- H01L2224/2969—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81464—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81466—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81897—Mechanical interlocking, e.g. anchoring, hook and loop-type fastening or the like
- H01L2224/81898—Press-fitting, i.e. pushing the parts together and fastening by friction, e.g. by compression of one part against the other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9211—Parallel connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/145—Organic substrates, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/201—Temperature ranges
- H01L2924/20105—Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
一種封裝結構,包括第一基板、第二基板、多個導電柱以及黏著層。第一基板包括多個盲孔以及多個接墊。這些接墊設置於第一基板上,且填入這些盲孔。第二基板相對於第一基板設置。各導電柱電性連接各接墊以及第二基板,且各導電柱填滿各盲孔。黏著層設置於第一基板與第二基板之間,且黏著層填滿這些導電柱之間的間隙。一種封裝結構的接合方法亦被提出。
Description
本發明是有關於一種封裝技術,且特別是有關於一種封裝結構與其接合方法。
隨著半導體封裝技術的演進,半導體裝置(Semiconductor device)已開發出不同的封裝型態,例如:打線式(Wire bonding)、覆晶式(flip chip)或混合式(hybrid,即覆晶式配合打線式)。不過上述使用焊球的接合技術,其接合面容易因長時間產生疲勞而分離、焊球在製程中容易產生缺陷影響可靠度、且接點的阻值較高。
目前已有使用銅結構進行接合的晶片封裝技術,其利用壓合的方式進行晶片與封裝承載板之間的接合。然而,現行銅接合所能達到的實施條件為溫度300°C至450°C且需高達300 MPa的壓力,且接合後通常需要退火處理。此外,於接合前,銅結構的表面需要良好清潔且須透過化學研磨製程(CMP)以得到平整的表面,因此製程複雜,且無法減少製造成本。另外,在縮小封裝結構體積以及精細化接點的情況下,於接合後填入底填膠(underfill)已無法確實地覆蓋接點,進而降低接合品質與可靠度。
本發明提供一種封裝結構,適於進行低溫接合組裝,並具有良好的接合強度以及接合品質。
本發明提供一種封裝結構的接合方法,適於降低製程的需求,並減少製造成本、提升封裝結構的品質與可靠度。
本發明的封裝結構包括第一基板、第二基板、多個導電柱以及黏著層。第一基板包括多個盲孔以及多個接墊。這些接墊設置於第一基板上,且填入這些盲孔。第二基板相對第一基板設置。各導電柱電性連接這些接墊以及第二基板。各導電柱填滿各盲孔。黏著層設置於第一基板與第二基板之間。黏著層填滿這些導電柱之間的間隙。
在本發明的一實施例中,上述的各接墊與各盲孔共形。
在本發明的一實施例中,上述的各接墊具有凹槽,且各導電柱電性連接各凹槽。
在本發明的一實施例中,上述的黏著層包括非光敏黏合劑或光敏黏劑的其中一者。
在本發明的一實施例中,上述的封裝結構更包括平坦層以及高分子黏合層。平坦層設置於第二基板上,且位於第二基板與這些導電柱之間。高分子黏合層設置於黏著層上,並填滿這些導電柱之間的間隙。
本發明的封裝結構的接合方法,其包括以下步驟。提供第一基板,在第一基板中形成多個盲孔。設置多個接墊於第一基板上,各接墊填入各盲孔。提供第二基板,在第二基板上形成多個導電柱。設置一黏著層於第一基板與第二基板之間,且黏著層填滿這些導電柱之間的間隙。以及,壓合這些導電柱至這些接墊,以使各導電柱電性連接各接墊並填滿各盲孔。
在本發明的一實施例中,上述的在第一基板中形成這些盲孔的步驟包括,提供第一基底並在第一基底上形成介電材料。以及,圖案化介電材料以形成具有這些盲孔的介電層,並暴露出部份第一基底。
在本發明的一實施例中,上述的設置這些接墊於第一基板上的步驟包括,形成金屬界面層於介電層上,並填入這些盲孔。形成覆蓋金屬界面層的圖案化保護層,以暴露出填入這些盲孔中的部分金屬界面層。自暴露出的部分金屬界面層形成這些接墊。以及,移除圖案化保護層以及圖案化保護層所覆蓋的金屬界面層。
在本發明的一實施例中,上述的封裝結構的接合方法更包括,形成凹槽於各接墊上,且各導電柱電性連接各凹槽。
在本發明的一實施例中,上述的封裝結構的接合方法更包括,設置平坦層與第二基板上,其中平坦層位於第二基板與導電柱之間。以及,設置高分子黏合層於黏著層上,其中高分子黏合層填滿這些導電柱之間的間隙。
基於上述,本發明的封裝結構及其接合方法,能在第一基板壓合至第二基板前,設置黏著層於第一基板與第二基板之間。在壓合後,黏著層可以填滿第一基板與第二基板之間的間隙,並填滿多個導電柱之間的間隙,以在精細化接點的條件下,達到密封保護的效果、良好的接合強度以及接合品質。此外,在壓合期間,本發明的導電柱與接墊之間於接觸時能產生一應力集中點,故能有效降低壓合的製程溫度和壓力,適於進行低溫接合組裝。本發明的封裝結構的接合方法,相較於習知的接合技術,適於降低製程的需求、減少製造成本、提升封裝結構的品質與可靠度。另外,導電柱還可以填滿盲孔,並與接墊達成良好的電性連接,使封裝結構具有優良的電氣特性,進一步提升封裝結構的品質。
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。
下文列舉一些實施例並配合所附圖式來進行詳細地說明,但所提供的實施例並非用以限制本發明所涵蓋的範圍。此外,圖式僅以說明為目的,並未依照原尺寸作圖。為了方便理解,下述說明中相同的元件將以相同之符號標示來說明。
另外,關於文中所使用之「第一」、「第二」...等用語,並非表示順序或順位的意思,應知其是為了區別以相同技術用語描述的元件或操作。
其次,在本文中所使用的用詞「包含」、「包括」、「具有」等等,均為開放性的用語;也就是指包含但不限於。
再者,在本文中所使用的用詞「接觸」、「相接」、「接合」等等,如無特別說明,則可代表直接接觸或者透過其他膜層間接地接觸。
圖1A至圖1H是本發明一實施例的一種封裝結構的接合方法中第一基板的製造流程剖面示意圖。請參考圖1A至圖1C,在本實施例中,首先提供第一基板100,並在第一基板100中形成多個盲孔132(繪示於圖1C中)。詳細而言,請先參考圖1A,在第一基板100中形成多個盲孔132的步驟包括先提供第一基底110。第一基底110的材料可包括玻璃、陶瓷、高分子材料或矽,例如是多晶矽(Poly-silicon)、碳化矽(Silicon carbide,SiC)、石墨烯(Graphene)、氮化鋁(Aluminium Nitride,AlN)或其他適用材質,但不以此為限制。
在本實施例中,第一基板100例如是具有線路層120的線路載板。舉例而言,線路層120設置於第一基底110上。如圖1A所示,線路層120例如是多層堆疊的重配置線路層。重配置線路層可為由絕緣層、配置在絕緣層的相對兩側的兩圖案化線路及貫穿絕緣層並連通至兩圖案化線路的導電孔所構成的多層線路,亦可為單層線路或具有其他組成方式的多層線路,但本發明不以此為限。在其他實施例中,第一基板100也可以為不具有線路層的載板。
接著,請參考圖1B,在第一基底110上形成介電材料130’。介電材料130’包括無機材料(例如:氧化矽、氮化矽、氮氧化矽、其他合適的材料、或上述至少二種材料的堆疊層)、有機材料(例如:聚醯亞胺(polyimide, PI)、聚苯唑(PBO)、矽利康(Silicone)、環氧樹脂(Epoxy)、苯並環丁烯(BCB)等其他合適的材料、或上述至少二種材料的堆疊層)、或其他合適的材料、或上述之組合。
接著,請參考圖1C,對介電材料130’進行圖案化以形成具有多個盲孔132的介電層130。舉例而言,於介電材料130’上形成圖案化罩幕層(未繪示)。之後,以圖案化罩幕層為罩幕,進行微影製程,以於介電層130中形成多個盲孔132。盲孔132暴露出部份第一基底110的表面。
然後,請先參考圖1G,設置多個接墊142於第一基板100上,且各接墊142填入各盲孔132。詳細而言,本實施例中設置多個接墊142於第一基板100上的步驟包括,首先,請參考圖1D,形成金屬界面層140於圖案化後的介電層130上,並填入多個盲孔132。金屬介面層140可以共形地(conformally)覆蓋圖案化厚的介電層130。在本實施例中,金屬界面層140可以是晶種層(seed layer),其材料包括金屬材料、金屬氮化物、金屬矽化物或其組合。所述金屬材料可例如是鈦、銅、鎳、鈀、金、銀或其合金(),但本發明不以此為限。金屬界面層140的形成方法包括物理氣相沈積法、化學氣相沉積法、電鍍製程或化學鍍(electroless plating)製程,所述物理氣相沈積法可例如是濺鍍法或蒸鍍法,但本發明不以此為限。
接著,請參考圖1E,形成覆蓋金屬界面層140的圖案化保護層150。詳細而言,於金屬界面層140上形成保護材料(未繪示)。之後,於保護材料上形成圖案化罩幕層(未繪示)。接著,以圖案化罩幕層為罩幕,進行微影製程,以圖案化保護材料形成圖案化保護層150。在本實施例中,圖案化保護層150暴露出填入多個盲孔132中的部分金屬界面層140,但本發明不以此為限,可以視使用者於設計上的需求進行調整。圖案化保護層150的材料包括感光性光阻材料、聚醯亞胺、或是聚苯噁唑(Polybenzoxazole, PBO)矽利康(Silicone)、環氧樹脂(Epoxy)、苯並環丁烯(BCB)或其他合適的材料、或上述之組合,但本發明不以此為限。
在其他實施例中,也可不使用圖案化罩幕層就直接圖案化保護材料,譬如使用光可成像介電(photoimageable dielectric, PID)材料作為圖案化保護材料,即可藉由曝光與顯影而形成圖案化保護層150。
之後,請參考圖1F,可先移除圖案化罩幕層,再進行電鍍製程或化學鍍製程,以自暴露出的部分金屬界面層140形成接墊142。在本實施例中,接墊142的材料與金屬界面層140相同,包括金屬材料。所述金屬材料可例如是鈦、銅、鎳、鈀、金、銀或其合金。順帶一提的是,於形成接墊142後,金屬界面層140可視為接墊142的一部分,因此,圖1F中並未繪示被圖案化保護層150所暴露出的金屬介面層140。
然後,請參考圖1G,移除圖案化保護層150以及圖案化保護層150所覆蓋的金屬界面層140。在本實施例中,移除圖案化保護層150的方法包括剝除或灰化(ashing),所述灰化包括等離子灰化,但本發明不以此為限。移除金屬界面層140的方法包括蝕刻製程,所述蝕刻製程包括濕式蝕刻製程。所述濕式蝕刻製程可例如是氫氟酸(HF)、稀釋氫氟酸(DHF)或是緩衝氧化蝕刻液(BOE),但本發明不以此為限。至此,已大致完成第一基板100的製作。
在其他實施例中,還可選擇性地設置一層黏著層300’於完成後的第一基板100上。請參考圖1G及1H,在本實施例中,於完成第一基板100的製作後,可將黏著層300’設置於介電層130上並環繞多個接墊142。具體而言,黏著層300’不覆蓋多個接墊142,且位於多個接墊142之間的間隙。在上述的設計下,黏著層300’可在進行後續的壓合製程前先填入接墊之間142,以在接點精細化的需求下,提供各接墊142良好的保護,並提供良好的接合強度以及可靠度。
圖2A至2B是本發明一實施例的一種封裝結構的接合方法中壓合流程的剖面示意圖。在完成圖1G的第一基板100之後,請參考圖2A。首先,提供第二基板200。然後,在第二基板200上形成多個導電柱220。在本實施例中,更包括設置平坦層210於第二基板200上,且平坦層210位於第二基板200與多個導電柱220之間。第二基板200可例如為晶片、載板(carrier)或電子元件,但本發明不以此為限。導電柱220可為電鍍凸塊或結線凸塊,其材料與接墊142可以相同,包括金屬材料。所述金屬材料可例如是鈦、銅、鎳、鈀、金、銀或其合金。
接著,設置黏著層300A於第一基板100與第二基板200之間。在此須說明的是,圖2A所示的黏著層300A與圖1H所示的黏著層300’的材料可以相同,且具有相似的效果。在本實施例中,黏著層300’、300A的材料包括非光敏黏合劑或光敏黏合劑的其中一者。所述非光敏黏合劑包括環氧樹脂、丙烯酸系樹脂、聚醯亞胺(polyimide, PI)、聚苯唑(PBO)、矽利康(Silicone)、環氧樹脂(Epoxy)、苯並環丁烯(BCB)等黏著層300’、300A可以視使用者於設計上的需求進行調整,而不特別限定是先形成於第一基板100或第二基板200上。以下將以黏著層形成於第二基板200上為例進行說明。
在本實施例中,黏著層300A係一層覆蓋第二基板200以及多個導電柱220的膜層。詳細而言,黏著層300A覆蓋多個導電柱220,並填滿多個導電柱220之間的間隙,但本發明不以此為限。之後,將多個導電柱220與對應的多個接墊142對準。
然後,請參考圖2B,壓合多個導電柱220至多個接墊142,以使各導電柱220電性連接各接墊142並填滿各盲孔132。壓合後,導電柱220可以填滿盲孔132並完成與接墊142的電性連接。黏著層300A可以填滿第一基板100與第二基板200之間的間隙,並填滿多個導電柱220之間的間隙,以達到密封保護導電柱220與接墊142的效果,以及提供第一基板100與第二基板200之間良好的接合強度及接合品質。順帶一提的是,於壓合後,覆蓋各導電柱220的部分黏著層300A可大致地從各導電柱220與對應的各接墊142的交接處被排開。因此,黏著層300A不會實質地影響導電柱220與接墊142之間的電性連接。至此,已完成封裝結構10的接合。
值得注意的是,在本實施例中,壓合的溫度可以小於200°C,且可以在常壓的環境下進行。相較於習知的銅對銅進行接合的製程,本實施例的導電柱220在接觸到填入盲孔132中的接墊142之後,導電柱220與接墊142之間產生一應力集中點,因此能有效降低壓合的溫度,並能降低接合所需的力量。此外,於接合前,導電柱220的表面不須先進行清潔,也不需透過化學研磨製程使其表面平坦。另外,於接合後,封裝結構10也不需經過額外的退火處理。因此,本實施例的接合方法適於降低製程的需求,並減少製造成本、提升封裝結構10的品質與可靠度。
簡言之,本發明的封裝結構10的接合方法,能在第一基板100壓合至第二基板200前,設置黏著層300A於第一基板100與第二基板200之間。在壓合後,黏著層300A可以填滿第一基板100與第二基板200之間的間隙,並填滿多個導電柱220之間的間隙,以在精細化接點的條件下,達到密封保護導電柱220與接墊142的效果,以及提供第一基板100與第二基板200之間良好的接合強度及接合品質。此外,在壓合期間,本發明的導電柱220與接墊142之間於接觸時能產生一應力集中點,故能有效降低壓合的製程溫度和壓力,適於進行低溫接合組裝。因此,本發明的封裝結構10的接合方法適於降低製程的需求、減少製造成本、提升封裝結構10的品質與可靠度。另外,導電柱220可以填滿盲孔132,並與接墊142達成良好的電性連接,更可使封裝結構10具有優良的電氣特性,進一步提升封裝結構10的品質。
在結構上,請參考圖2B,本實施例的封裝結構10包括第一基板100、第二基板200相對第一基板100設置、多個導電柱220以及黏著層300A。在本實施例中,第一基板100包括多個盲孔132以及多個接墊142。多個接墊142設置於第一基板100上,且填入多個盲孔132。各導電柱220電性連接各接墊142以及第二基板200,且各導電柱220填滿各盲孔132。黏著層300A設置於第一基板100與第二基板200之間並填滿第一基板與第二基板之間的間隙,並填滿多個導電柱220之間的間隙。
簡言之,本發明的封裝結構10的黏著層300A可以填滿第一基板100與第二基板200之間的間隙,並填滿多個導電柱220之間的間隙。因此可以在精細化接點的條件下,達到密封保護導電柱220與接墊142的效果,以及提供第一基板100與第二基板200之間良好的接合強度及接合品質。另外,本發明的導電柱220與接墊142之間於接觸時能產生一應力集中點,故能有效降低壓合的製程溫度和壓力,適於進行低溫接合組裝。此外本發明的導電柱220與接墊142之間於接觸時能填滿盲孔132,並與接墊142達成良好的電性連接,可使封裝結構10具有優良的電氣特性,進一步提升封裝結構10的品質。
在此必須說明的是,下述實施例沿用前述實施例的元件標號與部分內容,其中採用相同的標號來表示相同或近似的元件,關於省略了相同技術內容的部分說明可參考前述實施例,下述實施例中不再重複贅述。
圖3A是本發明一實施例的接墊的局部放大剖面示意圖。在此需說明的是,圖3A所繪示的是導電柱220對準接墊142後,進行壓合前的示意圖。此外,為了方便說明,圖3A僅示意性地繪示第一基板100包括第一基底110與介電層130,而省略繪示線路層120。實際上線路層120可設置或不設置於第一基底110上,本發明不以此為限。
在本實施例中,黏著層300沒有覆蓋導電柱220。具體而言,黏著層300環繞該些導電柱220並填滿該些導電柱220之間的間隙,但本發明不以此為限。各盲孔132的壁面為傾斜面,且各盲孔132與第一基底110交接處的孔徑小於各盲孔132遠離第一基底110交接處的孔徑,但本發明不以此為限。
在本實施例中,接墊142係透過電鍍製程或化學鍍製程,自暴露出的部分金屬界面層140(繪示於圖1F)形成,並與盲孔132共形。舉例而言,接墊142是共形地覆蓋部分圖案化的介電層130並填入盲孔132。接墊142的一部分填入盲孔132,而另一部分覆蓋介電層130的表面,但本發明不以此為限。
藉由上述的設計,本發明的導電柱220與接墊142之間於接觸時能產生一應力集中點,故能有效降低壓合的製程溫度和壓力,適於進行低溫接合組裝。此外,本發明的黏著層300設置於第一基板100與第二基板200之間。因此在後續的壓合製程後,能在精細化接點的條件下,達到密封保護的導電柱220與接墊142的效果,以及提供第一基板100與第二基板200之間良好的接合強度以及接合品質,更具有優良的電氣特性。
圖3B是本發明另一實施例的接墊的局部放大剖面示意圖。請參考圖3A及圖3B,本實施例的接墊142A與圖3A的接墊142相似,主要的差異在於:各接墊142A具有凹槽144(dimple),且各導電柱220電性連接各凹槽144。舉例而言,凹槽144的形成方法包括,先透過電鍍製程或化學鍍製程,形成塊狀接墊(未繪示)。接著再透過蝕刻製程圖案化塊狀接墊,以形成具有凹槽144的接墊142A。在本實施例中,各凹槽144可以對應各盲孔132形成,但本發明不以此為限。各導電柱220可以分別對準對應的凹槽144,並電性連接對應的凹槽144。藉由上述的設計,本實施例的接墊142A可獲致與上述實施例相同的效果。
圖3C是本發明另一實施例的金屬界面層的局部放大剖面示意圖。請參考圖3A及圖3C,本實施例的金屬界面層140與圖3A的接墊142相似,主要的差異在於:不透過電鍍製程或化學鍍製程,直接以暴露出的部分金屬界面層140做為接墊,且金屬界面層140與盲孔132共形。藉由上述的設計,本實施例的金屬界面層140可獲致與上述實施例相同的效果。
圖3D是本發明另一實施例的接墊的局部放大剖面示意圖。請參考圖3A及圖3D,本實施例的接墊142B與圖3A的接墊142相似,主要的差異在於:接墊142B設置於第一基底110上,係一層設置於介電層130上的圖案化膜層,且填入多個盲孔132。接墊142B具有平坦的表面。舉例而言,接墊142B的形成方法包括,物理氣相沈積法、化學氣相沉積法、電鍍製程或化學鍍(electroless plating)製程,所述物理氣相沈積法可例如是濺鍍法或蒸鍍法。各導電柱220抵接至接墊142B之平坦的表面並電性連接接墊142B。藉由上述的設計,本實施例的導電柱220與接墊142B可以不透過對準而直接進行壓合,以進一步地降低製程的需求。
圖4A是本發明一實施例的黏著層的剖面示意圖。請參考圖2A及圖4A,本實施例的黏著層300A與圖2A的黏著層300A相同。在本實施例中,多個導電柱220形成於第二基板200上,且平坦層210更位於第二基板200與多個導電柱220之間。黏著層300A設置於平坦層210上。黏著層300A包括非光敏黏合劑,所述非光敏黏合劑包括環氧樹脂、丙烯酸系樹脂、聚醯亞胺(polyimide, PI)、聚苯唑(PBO)、矽利康(Silicone)、環氧樹脂(Epoxy)、苯並環丁烯(BCB)。在本實施例中,黏著層300A可以是底填膠層(underfill layer),且共形地覆蓋多個導電柱220以及第二基板200,並填滿多個導電柱220之間的間隙。藉由上述的設計,本實施例的黏著層300A設置於第一基板100與第二基板200之間,且填滿多個導電柱220之間的間隙。因此在後續的壓合製程後,能在精細化接點的條件下,達到密封保護接點(例如導電柱與接墊)的效果,以及基板之間良好的接合強度以及接合品質,更具有優良的電氣特性。
圖4B是本發明另一實施例的黏著層的剖面示意圖。需先說明的是,本實施例的黏著層300與圖3A的黏著層300相同。請參考圖4A及圖4B,本實施例的黏著層300與圖4A的黏著層300A相似,主要的差異在於:黏著層300沒有覆蓋導電柱220。具體而言,黏著層300環繞多個導電柱220並填滿多個導電柱220之間的間隙。藉由上述的設計,本實施例的黏著層300可獲致與上述實施例相同的效果。
圖4C是本發明另一實施例的黏著層的剖面示意圖。請參考圖4A及圖4C,本實施例的黏著層300B與圖4A的黏著層300A相似,主要的差異在於:黏著層300B沒有覆蓋導電柱220。具體而言,黏著層300B環繞多個導電柱220並填滿多個導電柱220之間的間隙,且與多個導電柱220共平面。藉由上述的設計,本實施例的黏著層300B可獲致與上述實施例相同的效果。
圖4D是本發明另一實施例的黏著層的剖面示意圖。請參考圖4A及圖4D,本實施例的黏著層300C與圖4A的黏著層300A相似,主要的差異在於:黏著層300C沒有共形地覆蓋導電柱220。具體而言,黏著層300C完全地包覆多個導電柱220並填滿多個導電柱220之間的間隙,且黏著層300C的厚度大於導電柱220的厚度。藉由上述的設計,本實施例的黏著層300C可獲致與上述實施例相同的效果。
圖5是本發明又一實施例的黏著層的剖面示意圖。請參考圖4A及圖5,本實施例的黏著層310與圖4A的黏著層300A相似,主要的差異在於:黏著層310沒有覆蓋導電柱220。具體而言,黏著層310設置於第二基板200上,且環繞多個導電柱220並填入多個導電柱220之間的間隙。在本實施例中,黏著層310包括光敏黏合劑,所述光敏黏合劑包括環氧樹脂、丙烯酸系樹脂、聚醯亞胺(polyimide, PI)、聚苯唑(PBO)、矽利康(Silicone)、環氧樹脂(Epoxy)、苯並環丁烯(BCB)。在形成黏著層310的方法包括,先設置一層黏著材料(未繪示)並覆蓋多個導電柱220以及第二基板200。接著,於黏著材料上形成圖案化罩幕層(未繪示)。之後,以圖案化罩幕層為罩幕,進行微影製程,以圖案化黏著材料形成黏著層310,並去除覆蓋多個導電柱220上的多餘黏著材料以及部分環繞並接觸多個導電柱220的黏著材料。藉由上述的設計,本實施例的黏著層310除了可獲致與上述實施例相同的效果,可更進一步地去除多餘的黏著材料,減少對接點(例如導電柱與接墊)的電性連接的干擾,具有優良的電氣特性。
圖6是本發明另一實施例的第二基板的剖面示意圖。請參考圖4B及圖6,本實施例的第二基板200上更設置高分子黏合層320於黏著層300上。在本實施例中,黏著層300包括非光敏黏合劑,但本發明不以此為限。在其他實施例中,黏著層也可為光敏黏合劑。黏著層300設置於第二基板200上,且環繞多個導電柱220並填滿多個導電柱220之間的間隙。高分子黏合層320重疊於黏著層300,並填滿多個導電柱220之間的間隙。在本實施例中,高分子黏合層320係為使用分子接合技術(molecular bonding technology, MBT)的黏合劑。詳細而言,高分子黏合層為緩衝層(buffer layer)混合奈米接合材料(nano bonding material)的聚合物,包括含矽烷偶合劑(Silane)聚合物等。由於高分子黏合層320不會沾黏金屬材料,且具有與非金屬材料良好的接著力,因此可透過塗布法或噴塗法,將高分子黏合層320整面的覆蓋黏著層300以及多個導電柱220。藉由上述的設計,本實施例的高分子黏合層320可以簡單的方式設置,且高分子黏合層320不會覆蓋導電柱220,因此適於降低製程的需求。此外,高分子黏合層320不會影響導電柱220,因此可以減少對接點(例如導電柱與接墊)的電性連接的干擾,具有優良的電氣特性。
圖7是本發明再一實施例的第二基板的剖面示意圖。請參考圖1H及圖7,本實施例的第二基板200上不包括黏著層或高分子黏合層,而是將黏著層300’(繪示於圖1H)設置於第一基板100上。藉由上述的設計,本實施例的第二基板200壓合設置於第一基板100上的黏著層300’可獲致與上述實施例相同的效果。
綜上所述,本發明的封裝結構及其接合方法,能在第一基板壓合至第二基板前,設置黏著層於第一基板與第二基板之間。在壓合後,黏著層可以填滿第一基板與第二基板之間的間隙,並填滿多個導電柱之間的間隙,以在精細化接點的條件下,達到密封保護導電柱與接墊的效果,以及第一基板與第二基板之間良好的接合強度以及接合品質。此外,在壓合期間,本發明的導電柱與接墊之間於接觸時能產生一應力集中點,故能有效降低壓合的製程溫度和壓力,適於進行低溫接合組裝。本發明的封裝結構的接合方法,相較於習知的接合技術,不須先對基板的導電柱進行清潔,也不需透過化學研磨製程使其表面平坦。另外,於接合後,封裝結構也不需經過額外的退火處理。因此,本發明的接合方法適於降低製程的需求、減少製造成本、提升封裝結構的品質與可靠度。另外,導電柱還可以填滿盲孔,並與接墊達成良好的電性連接,使封裝結構具有優良的電氣特性,進一步提升封裝結構的品質。此外,本發明的封裝結構更可包括使用高分子黏合層,進一步提供良好的接合強度且避免減少對接點的電性連接的干擾,因此具有優良的電性特性,更進一步提升封裝結構的品質。
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。
10‧‧‧封裝結構100‧‧‧第一基板110‧‧‧第一基底120‧‧‧線路層130‧‧‧介電層130’‧‧‧介電材料132‧‧‧盲孔140‧‧‧金屬界面層142、142A、142B‧‧‧接墊144‧‧‧凹槽150‧‧‧圖案化保護層200‧‧‧第二基板210‧‧‧平坦層220‧‧‧導電柱300、300’、300A、300B、300C、310‧‧‧黏著層320‧‧‧高分子黏合層
圖1A至圖1H是本發明一實施例的一種封裝結構的接合方法中第一基板的製造流程剖面示意圖。 圖2A至2B是本發明一實施例的一種封裝結構的接合方法中壓合流程的剖面示意圖。 圖3A是本發明一實施例的接墊的局部放大剖面示意圖。 圖3B是本發明另一實施例的接墊的局部放大剖面示意圖。 圖3C是本發明另一實施例的金屬界面層的局部放大剖面示意圖。 圖3D是本發明另一實施例的接墊的局部放大剖面示意圖。 圖4A是本發明一實施例的黏著層的剖面示意圖。 圖4B是本發明另一實施例的黏著層的剖面示意圖。 圖4C是本發明另一實施例的黏著層的剖面示意圖。 圖4D是本發明另一實施例的黏著層的剖面示意圖。 圖5是本發明又一實施例的黏著層的剖面示意圖。 圖6是本發明另一實施例的第二基板的剖面示意圖。 圖7是本發明又一實施例的第二基板的剖面示意圖。
10‧‧‧封裝結構
100‧‧‧第一基板
110‧‧‧第一基底
120‧‧‧線路層
130‧‧‧介電層
132‧‧‧盲孔
142‧‧‧接墊
200‧‧‧第二基板
210‧‧‧平坦層
220‧‧‧導電柱
300A‧‧‧黏著層
Claims (10)
- 一種封裝結構,包括: 一第一基板,包括: 多個盲孔;以及 多個接墊,設置於該第一基板上,且填入該些盲孔; 一第二基板,相對該第一基板設置; 多個導電柱,各該導電柱電性連接各該接墊以及該第二基板,且各該導電柱填滿各該盲孔;以及 一黏著層,設置於該第一基板與該第二基板之間,且該黏著層填滿該些導電柱之間的間隙。
- 如申請專利範圍第1項所述的封裝結構,其中各該接墊與各該盲孔共形。
- 如申請專利範圍第1項所述的封裝結構,其中各該接墊具有一凹槽,且各該導電柱電性連接各該凹槽。
- 如申請專利範圍第1項所述的封裝結構,其中該黏著層包括非光敏黏合劑或光敏黏合劑的其中一者。
- 如申請專利範圍第4項所述的封裝結構,更包括: 一平坦層,設置於該第二基板上,該平坦層位於該第二基板與該些導電柱之間;以及 一高分子黏合層設置於該黏著層上,該高分子黏合層填滿該些導電柱之間的間隙。
- 一種封裝結構的接合方法,包括: 提供一第一基板,在該第一基板中形成多個盲孔; 設置多個接墊於該第一基板上,各該接墊填入各該盲孔; 提供一第二基板,在該第二基板上形成多個導電柱; 設置一黏著層於該第一基板與該第二基板之間,且該黏著層填滿該些導電柱之間的間隙;以及 壓合該些導電柱至該些接墊,以使各該導電柱電性連接各該接墊並填滿各該盲孔。
- 如申請專利範圍第6項所述的封裝結構的接合方法,其中在該第一基板中形成該些盲孔的步驟包括: 提供一第一基底並在該第一基底上形成一介電材料;以及 圖案化該介電材料以形成具有該些盲孔的一介電層,並暴露出部分該第一基底。
- 如申請專利範圍第7項所述的封裝結構的接合方法,其中設置該些接墊於該第一基板上的步驟包括: 形成一金屬界面層於該介電層上,並填入該些盲孔; 形成覆蓋該金屬界面層的一圖案化保護層,以暴露出填入該些盲孔中的部分該金屬界面層; 自暴露出的部分該金屬界面層形成該些接墊;以及 移除該圖案化保護層以及該圖案化保護層所覆蓋的該金屬界面層。
- 如申請專利範圍第8項所述的封裝結構的接合方法,更包括: 形成一凹槽於各該接墊上,且各該導電柱電性連接各該凹槽。
- 如申請專利範圍第6項所述的封裝結構的接合方法,更包括: 設置一平坦層於該第二基板上,該平坦層位於該第二基板與該些導電柱之間;以及 設置一高分子黏合層於該黏著層上,該高分子黏合層填滿該些導電柱之間的間隙。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107127118A TWI690045B (zh) | 2018-08-03 | 2018-08-03 | 構裝結構、其接合方法及用於其的線路板 |
US16/152,424 US10756050B2 (en) | 2018-08-03 | 2018-10-05 | Package structure and bonding method thereof |
US16/746,968 US10993332B2 (en) | 2018-08-03 | 2020-01-20 | Circuit substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107127118A TWI690045B (zh) | 2018-08-03 | 2018-08-03 | 構裝結構、其接合方法及用於其的線路板 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202008539A true TW202008539A (zh) | 2020-02-16 |
TWI690045B TWI690045B (zh) | 2020-04-01 |
Family
ID=69229814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107127118A TWI690045B (zh) | 2018-08-03 | 2018-08-03 | 構裝結構、其接合方法及用於其的線路板 |
Country Status (2)
Country | Link |
---|---|
US (1) | US10756050B2 (zh) |
TW (1) | TWI690045B (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI697078B (zh) * | 2018-08-03 | 2020-06-21 | 欣興電子股份有限公司 | 封裝基板結構與其接合方法 |
CN111739869B (zh) * | 2020-06-30 | 2022-07-05 | 京东方科技集团股份有限公司 | 一种背板及其制作方法、显示装置及其制作方法 |
US11710690B2 (en) | 2021-04-19 | 2023-07-25 | Unimicron Technology Corp. | Package structure and manufacturing method thereof |
TWI785566B (zh) * | 2021-04-19 | 2022-12-01 | 欣興電子股份有限公司 | 封裝結構及其製作方法 |
TWI795156B (zh) * | 2021-09-02 | 2023-03-01 | 日商鎧俠股份有限公司 | 半導體裝置及半導體裝置之製造方法 |
TWI803168B (zh) | 2022-01-25 | 2023-05-21 | 欣興電子股份有限公司 | 電路板線路訊號強化方法及其結構 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050003650A1 (en) | 2003-07-02 | 2005-01-06 | Shriram Ramanathan | Three-dimensional stacked substrate arrangements |
US7019391B2 (en) | 2004-04-06 | 2006-03-28 | Bao Tran | NANO IC packaging |
TW200611350A (en) * | 2004-09-21 | 2006-04-01 | Advanced Semiconductor Eng | Sensitive flip-chip bonding structure |
TWI253697B (en) | 2005-04-08 | 2006-04-21 | Phoenix Prec Technology Corp | Method for fabricating a flip chip package |
TWI342171B (en) * | 2008-02-29 | 2011-05-11 | Unimicron Technology Corp | Circuit board with embedded capacitance component and method for fabricating the same |
KR101823711B1 (ko) * | 2010-07-09 | 2018-01-30 | 도레이 카부시키가이샤 | 감광성 접착제 조성물, 감광성 접착제 필름 및 이들을 이용한 반도체 장치 |
JP5833459B2 (ja) * | 2012-01-31 | 2015-12-16 | 新光電気工業株式会社 | リードフレーム及びその製造方法と半導体装置及びその製造方法 |
TWI612689B (zh) * | 2013-04-15 | 2018-01-21 | 半導體能源研究所股份有限公司 | 發光裝置 |
US9793242B2 (en) * | 2013-12-30 | 2017-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with die stack including exposed molding underfill |
-
2018
- 2018-08-03 TW TW107127118A patent/TWI690045B/zh active
- 2018-10-05 US US16/152,424 patent/US10756050B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
TWI690045B (zh) | 2020-04-01 |
US20200043890A1 (en) | 2020-02-06 |
US10756050B2 (en) | 2020-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI690045B (zh) | 構裝結構、其接合方法及用於其的線路板 | |
TWI460836B (zh) | 半導體晶片及其製造方法 | |
US8476769B2 (en) | Through-silicon vias and methods for forming the same | |
US8405199B2 (en) | Conductive pillar for semiconductor substrate and method of manufacture | |
JP6014354B2 (ja) | 半導体装置の製造方法 | |
TWI411079B (zh) | 半導體晶粒及形成導電元件之方法 | |
US9312230B2 (en) | Conductive pillar structure for semiconductor substrate and method of manufacture | |
US20080122086A1 (en) | Solder bump structure and method of manufacturing same | |
TWI551199B (zh) | 具電性連接結構之基板及其製法 | |
TWI296832B (en) | Bump structures and methods for forming solder bumps | |
US20120098121A1 (en) | Conductive feature for semiconductor substrate and method of manufacture | |
JP2005327984A (ja) | 電子部品及び電子部品実装構造の製造方法 | |
US20170179060A1 (en) | Semiconductor device | |
JP2006237594A (ja) | 半導体装置及びその製造方法 | |
JP4967340B2 (ja) | 半導体装置、半導体装置の製造方法、及び電子機器 | |
TW201715658A (zh) | 一種晶片尺寸等級的感測晶片封裝體及其製造方法 | |
TW201906021A (zh) | 半導體封裝結構及其製造方法 | |
TW202025419A (zh) | 低翹曲扇出型封裝結構 | |
TWI698972B (zh) | 線路基板 | |
TWI697078B (zh) | 封裝基板結構與其接合方法 | |
JP5118614B2 (ja) | 半導体装置の製造方法 | |
TWI635546B (zh) | 半導體結構及其製造方法 | |
CN110828317B (zh) | 封装基板结构与其接合方法 | |
TWI795187B (zh) | 半導體封裝結構及其形成方法 | |
TWI678743B (zh) | 半導體線路結構及其製作方法 |