SG80072A1 - Method of production of semiconductor device - Google Patents
Method of production of semiconductor deviceInfo
- Publication number
- SG80072A1 SG80072A1 SG9904819A SG1999004819A SG80072A1 SG 80072 A1 SG80072 A1 SG 80072A1 SG 9904819 A SG9904819 A SG 9904819A SG 1999004819 A SG1999004819 A SG 1999004819A SG 80072 A1 SG80072 A1 SG 80072A1
- Authority
- SG
- Singapore
- Prior art keywords
- region
- cutting lines
- bumps
- wafer
- cutting
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 9
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 title abstract 2
- 239000011347 resin Substances 0.000 abstract 2
- 229920005989 resin Polymers 0.000 abstract 2
- 239000011248 coating agent Substances 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 238000012790 confirmation Methods 0.000 abstract 1
- 238000007789 sealing Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Dicing (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27409498A JP3982082B2 (ja) | 1998-09-28 | 1998-09-28 | 半導体装置の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG80072A1 true SG80072A1 (en) | 2001-04-17 |
Family
ID=17536912
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG9904819A SG80072A1 (en) | 1998-09-28 | 1999-09-23 | Method of production of semiconductor device |
Country Status (6)
Country | Link |
---|---|
US (1) | US6291270B1 (ja) |
JP (1) | JP3982082B2 (ja) |
KR (1) | KR100649036B1 (ja) |
CN (1) | CN1155067C (ja) |
SG (1) | SG80072A1 (ja) |
TW (1) | TW417214B (ja) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1190837C (zh) * | 1999-02-15 | 2005-02-23 | 株式会社日立制作所 | 半导体装置 |
JP2001094005A (ja) * | 1999-09-22 | 2001-04-06 | Oki Electric Ind Co Ltd | 半導体装置及び半導体装置の製造方法 |
JP3973340B2 (ja) * | 1999-10-05 | 2007-09-12 | Necエレクトロニクス株式会社 | 半導体装置、配線基板、及び、それらの製造方法 |
JP3784597B2 (ja) * | 1999-12-27 | 2006-06-14 | 沖電気工業株式会社 | 封止樹脂及び樹脂封止型半導体装置 |
FR2806189B1 (fr) * | 2000-03-10 | 2002-05-31 | Schlumberger Systems & Service | Circuit integre renforce et procede de renforcement de circuits integres |
JP4120133B2 (ja) * | 2000-04-28 | 2008-07-16 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
JP2003168700A (ja) * | 2001-09-18 | 2003-06-13 | Seiko Epson Corp | 半導体ウエハ、半導体装置及びその製造方法、回路基板並びに電子機器 |
US6940181B2 (en) * | 2003-10-21 | 2005-09-06 | Micron Technology, Inc. | Thinned, strengthened semiconductor substrates and packages including same |
US7273768B2 (en) * | 2005-08-30 | 2007-09-25 | Mutual-Pak Technology Co. Ltd. | Wafer-level package and IC module assembly method for the wafer-level package |
US8426960B2 (en) * | 2007-12-21 | 2013-04-23 | Alpha & Omega Semiconductor, Inc. | Wafer level chip scale packaging |
CN101644934B (zh) * | 2009-09-09 | 2013-09-18 | 中国电子科技集团公司第四十五研究所 | 单线切割机切割线恒张力闭环控制方法 |
JP5948034B2 (ja) * | 2011-09-27 | 2016-07-06 | 株式会社ディスコ | アライメント方法 |
US9875913B2 (en) * | 2013-10-30 | 2018-01-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for singulating packaged integrated circuits and resulting structures |
JP6339828B2 (ja) * | 2014-03-13 | 2018-06-06 | 株式会社ディスコ | ウエーハの加工方法 |
JP2016025224A (ja) * | 2014-07-22 | 2016-02-08 | 株式会社ディスコ | パッケージウェーハの加工方法 |
KR102458034B1 (ko) | 2015-10-16 | 2022-10-25 | 삼성전자주식회사 | 반도체 패키지, 반도체 패키지의 제조방법, 및 반도체 모듈 |
JP6608694B2 (ja) * | 2015-12-25 | 2019-11-20 | 株式会社ディスコ | ウエーハの加工方法 |
JP6576261B2 (ja) * | 2016-02-09 | 2019-09-18 | 株式会社ディスコ | パッケージウェーハのアライメント方法 |
JP6598723B2 (ja) * | 2016-04-06 | 2019-10-30 | 株式会社ディスコ | パッケージウェーハの製造方法 |
JP6961289B2 (ja) * | 2016-11-08 | 2021-11-05 | 株式会社ディスコ | ウェーハの加工方法 |
CN108214955B (zh) * | 2018-01-03 | 2019-08-20 | 中国科学院上海硅酸盐研究所 | 一种用于氮化镓晶体的定向切割装置与加工方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60147140A (ja) * | 1984-01-11 | 1985-08-03 | Hitachi Ltd | 半導体素子チツプの実装方法 |
US5436503A (en) * | 1992-11-18 | 1995-07-25 | Matsushita Electronics Corporation | Semiconductor device and method of manufacturing the same |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09261555A (ja) * | 1996-03-19 | 1997-10-03 | Olympus Optical Co Ltd | 画像表示装置 |
US5956605A (en) * | 1996-09-20 | 1999-09-21 | Micron Technology, Inc. | Use of nitrides for flip-chip encapsulation |
JP3526731B2 (ja) * | 1997-10-08 | 2004-05-17 | 沖電気工業株式会社 | 半導体装置およびその製造方法 |
-
1998
- 1998-09-28 JP JP27409498A patent/JP3982082B2/ja not_active Expired - Lifetime
-
1999
- 1999-09-17 TW TW088116128A patent/TW417214B/zh not_active IP Right Cessation
- 1999-09-17 US US09/398,767 patent/US6291270B1/en not_active Expired - Fee Related
- 1999-09-23 SG SG9904819A patent/SG80072A1/en unknown
- 1999-09-28 KR KR1019990041438A patent/KR100649036B1/ko not_active IP Right Cessation
- 1999-09-28 CN CNB991207750A patent/CN1155067C/zh not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60147140A (ja) * | 1984-01-11 | 1985-08-03 | Hitachi Ltd | 半導体素子チツプの実装方法 |
US5436503A (en) * | 1992-11-18 | 1995-07-25 | Matsushita Electronics Corporation | Semiconductor device and method of manufacturing the same |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
US5622590A (en) * | 1992-11-18 | 1997-04-22 | Matsushita Electronics Corporation | Semiconductor device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN1155067C (zh) | 2004-06-23 |
JP3982082B2 (ja) | 2007-09-26 |
US6291270B1 (en) | 2001-09-18 |
KR20000023475A (ko) | 2000-04-25 |
JP2000106382A (ja) | 2000-04-11 |
TW417214B (en) | 2001-01-01 |
KR100649036B1 (ko) | 2006-11-24 |
CN1250225A (zh) | 2000-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG80072A1 (en) | Method of production of semiconductor device | |
KR100366735B1 (ko) | 반도체 장치의 제조방법 | |
US6444499B1 (en) | Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components | |
MY122912A (en) | Thermosetting resin composition and semiconductor device using the same | |
TW340243B (en) | Manufacturing method of semiconductor elements | |
TW360961B (en) | Method of producing semiconductor device, die for producing semiconductor device, semiconductor device and method of mounting the same | |
SG126711A1 (en) | Manufacturing method of semiconductor device | |
SG92821A1 (en) | A method of manufacturing a semiconductor device and a semiconductor device | |
EP0923120A4 (en) | METHOD FOR PRODUCING A SEMICONDUCTOR | |
TW200511458A (en) | Flip-chip type semiconductor device, production process for manufacturing such flip-chip type semiconductor device, and production process for manufacturing electronic product using such flip-chip type semiconductor device | |
EP1369911A4 (en) | METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT | |
WO1999048143A3 (en) | Method of manufacturing semiconductor devices with 'chip size package' | |
EP0349001A3 (en) | Semiconductor device having a stress relief film protected against cracking | |
EP3447795A1 (en) | Molded wafer level packaging | |
WO2001020644A3 (en) | Method and apparatus for encapsulating semiconductor chips | |
EP0171783A3 (en) | Module board and module using the same and method of treating them | |
JPH0831773A (ja) | 半導体装置とダイシングブレードおよびこれを用いたダイシング方法 | |
JPS5717152A (en) | Semiconductor chip and manufacture therefor | |
EP0923128A4 (en) | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | |
KR100278760B1 (ko) | 반도체패키지의인캡슐레이션된액상봉지재의상부표면을평평하게하는방법및그장치 | |
JP4002220B2 (ja) | 半導体装置の製造方法 | |
JP3345759B2 (ja) | 半導体装置およびその製造方法 | |
TH42284A3 (th) | วิธีการผลิตอุปกรณ์กึ่งตัวนำ | |
JPS5630732A (en) | Mounting method of semiconductor pellet | |
KR200161905Y1 (ko) | 아웃 리드 쇼트 방지용 반도체 장치 |