SE7900138L - Databehandlingssystem med snabbkanal - Google Patents

Databehandlingssystem med snabbkanal

Info

Publication number
SE7900138L
SE7900138L SE7900138A SE7900138A SE7900138L SE 7900138 L SE7900138 L SE 7900138L SE 7900138 A SE7900138 A SE 7900138A SE 7900138 A SE7900138 A SE 7900138A SE 7900138 L SE7900138 L SE 7900138L
Authority
SE
Sweden
Prior art keywords
memory
data
central processor
processor unit
channel
Prior art date
Application number
SE7900138A
Other languages
English (en)
Other versions
SE444996B (sv
Inventor
K D Holberger
J E Samson
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of SE7900138L publication Critical patent/SE7900138L/sv
Publication of SE444996B publication Critical patent/SE444996B/sv

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1081Address translation for peripheral access to main memory, e.g. direct memory access [DMA]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
SE7900138A 1978-01-23 1979-01-08 Databehandlingsanleggning SE444996B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US87169078A 1978-01-23 1978-01-23

Publications (2)

Publication Number Publication Date
SE7900138L true SE7900138L (sv) 1979-07-24
SE444996B SE444996B (sv) 1986-05-20

Family

ID=25357925

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7900138A SE444996B (sv) 1978-01-23 1979-01-08 Databehandlingsanleggning

Country Status (12)

Country Link
JP (1) JPS54121032A (sv)
AU (1) AU526317B2 (sv)
BR (1) BR7900407A (sv)
CA (1) CA1128213A (sv)
CH (1) CH641581A5 (sv)
DE (1) DE2902477A1 (sv)
DK (1) DK157954C (sv)
FR (1) FR2415336B1 (sv)
GB (1) GB2013006B (sv)
IT (1) IT1110622B (sv)
NL (1) NL7900439A (sv)
SE (1) SE444996B (sv)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4459677A (en) * 1980-04-11 1984-07-10 Ampex Corporation VIQ Computer graphics system
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
GB2138182B (en) * 1983-04-14 1986-09-24 Standard Telephones Cables Ltd Digital processor
US4607365A (en) * 1983-11-14 1986-08-19 Tandem Computers Incorporated Fault-tolerant communications controller system
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
JP2570847B2 (ja) * 1989-02-08 1997-01-16 日本電気株式会社 データ転送方式
CN108241516B (zh) * 2018-02-09 2021-06-18 深圳科立讯通信有限公司 嵌入式系统程序加载方法、装置、计算机设备和存储介质

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673576A (en) * 1970-07-13 1972-06-27 Eg & G Inc Programmable computer-peripheral interface
GB1447297A (en) * 1972-12-06 1976-08-25 Amdahl Corp Data processing system
US3976977A (en) * 1975-03-26 1976-08-24 Honeywell Information Systems, Inc. Processor for input-output processing system
JPS522231A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Information processing apparatus
JPS5272543A (en) * 1975-12-15 1977-06-17 Hitachi Ltd Channel equipment of having address converting function
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle

Also Published As

Publication number Publication date
BR7900407A (pt) 1979-08-21
CH641581A5 (de) 1984-02-29
NL7900439A (nl) 1979-07-25
DE2902477A1 (de) 1979-07-26
GB2013006B (en) 1982-08-25
AU526317B2 (en) 1983-01-06
IT7919549A0 (it) 1979-01-23
FR2415336B1 (fr) 1987-04-24
JPS6259821B2 (sv) 1987-12-12
GB2013006A (en) 1979-08-01
AU4322779A (en) 1979-08-02
FR2415336A1 (fr) 1979-08-17
CA1128213A (en) 1982-07-20
JPS54121032A (en) 1979-09-19
DK157954B (da) 1990-03-05
SE444996B (sv) 1986-05-20
IT1110622B (it) 1985-12-23
DK157954C (da) 1990-08-13
DK3979A (da) 1979-07-24

Similar Documents

Publication Publication Date Title
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
KR960025719A (ko) 깊이와 폭을 조정가능한 선입선출 버퍼
JPS57105879A (en) Control system for storage device
SE7900138L (sv) Databehandlingssystem med snabbkanal
GB1249209A (en) Machine for transferring data between memories
JPS57166626A (en) Data transfer system
JPS54103649A (en) Data transmission control system between arithmetic control elements
JPS5562582A (en) Data processing system
GB2002153A (en) Digital data processing systems
JPS55154623A (en) Input and output control system
KR910008416B1 (ko) 멀티포트 메모리를 이용한 다중화 프로세서간 통신 제어회로
JPS5720831A (en) Local burst transfer controlling system
JPS5690355A (en) Data processing unit
EP0568678B1 (en) Device for transmission of data
JPS56168256A (en) Data processor
JPS6448163A (en) Multiprocessor system
JPS5697146A (en) Instruction fetch control system
JPS5622159A (en) Address designating system for single-chip computer
JPS5771044A (en) Data buffer control system
KR890017912A (ko) 슈도우 dma 전송장치
JPS5478635A (en) Data transfer control circuit
JPS5724088A (en) Buffer memory control system
JPS5687149A (en) Memory access control system
JPS62224855A (ja) デ−タ処理装置
JPS54141539A (en) Processing control system of multi-processor system

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 7900138-4

Effective date: 19910805

Format of ref document f/p: F