KR970067720A - 신뢰성있는 반도체 소자를 제조하기 위한 방법 - Google Patents
신뢰성있는 반도체 소자를 제조하기 위한 방법 Download PDFInfo
- Publication number
- KR970067720A KR970067720A KR1019970010308A KR19970010308A KR970067720A KR 970067720 A KR970067720 A KR 970067720A KR 1019970010308 A KR1019970010308 A KR 1019970010308A KR 19970010308 A KR19970010308 A KR 19970010308A KR 970067720 A KR970067720 A KR 970067720A
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- silicon nitride
- nitride film
- insulating film
- cvd
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract 6
- 238000004519 manufacturing process Methods 0.000 title claims abstract 4
- 238000000034 method Methods 0.000 title claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract 5
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract 5
- 239000000758 substrate Substances 0.000 claims abstract 5
- 239000001257 hydrogen Substances 0.000 claims abstract 4
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract 4
- -1 hydrogen ions Chemical class 0.000 claims abstract 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims abstract 3
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 claims abstract 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims abstract 3
- 150000001875 compounds Chemical class 0.000 claims 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims 2
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 claims 2
- 229910052710 silicon Inorganic materials 0.000 claims 2
- 239000010703 silicon Substances 0.000 claims 2
- 239000000126 substance Substances 0.000 claims 2
- 239000002131 composite material Substances 0.000 claims 1
- 238000000151 deposition Methods 0.000 claims 1
- 230000008021 deposition Effects 0.000 claims 1
- 230000005684 electric field Effects 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
- 150000004767 nitrides Chemical class 0.000 claims 1
- 239000007789 gas Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 229910000077 silane Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/3003—Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3192—Multilayer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
대기압 CVD에 의해 제1실리콘 산화물 막을 형성하는 단계, 저압 CVD에 의해 두께 30Å 내지 200Å으로 실리콘 질화물 막을 형성하는 단계, 기판에 무선 주파수 전계를 인가하면서 소스 재료로서 실레인 개스를 사용하여 바이어스된 전자 싸이클로트론 공진 CVD(ECR-CVD)에 의해 실리콘 산화물 막을 형성하는 단계를 포함하는 핫 캐리어 문제에 대한 높은 내구성과 신뢰성 있는 트랜지스터 특성을 갖는 반도체 소자의 제조 방법이 개시된다. ECR-CV7D 실리콘 산화물 막은 충분한 양의 액티브 수소 이온을 제공하며, 실리콘 질화물 막은 충분한 양의 액티브 수소 이온이 통과하는 것을 허용하여 핫 캐리어 문제를 없애고, 플라즈마 손상으로부터 트랜지스터 특성을 회복하게 해준다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명의 실시예에 따른 방법에서 사용되는 바이어스된 ECR-CVD장치의 단면도
Claims (8)
- 반도체 소자를 형성하는 방법에 있어서, 반도체 기판상에 트랜지스터를 위한 액티브 층을 형성하는 단계; 상기 액티브 층 위에 놓여 있는 제1절연막을 형성하는 단계; 상기 제1절연막 상에 실리콘 질화물 막을 형성하는 단계; 및 상기 기판에 무선 주파수 전계를 인가하면서 실리콘과 수소의 합성물을 사용한 플라즈마 강화 화학적 중기 피찹법(CVD)에 의해 상기 실리콘 질화물 막 상에 실리콘 산화물 막을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 제1항에 있어서, 상기 합성물은 모노실레인,디실레인, 및 디클로로실레인으로 구성되는 그룹으로부터 선택되는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 제1항에 있어서, 상기 제1절연막과 실리콘 질화물 막은 각각 대기압 CVD와 저압 CVD에 의해 형성되는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 제1항에 있어서, 상기 실리콘 질화물 막은 30에서 200Å의 범위 내의 두께를 갖는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 반도체 소자를 제조하는 방법에 있어서, 반도체 기판 상에 트랜지스터를 위한 액티브 층을 형성하는 단계; 상기 액티브 층 위에 놓여 있는 제1절연막을 형성하는 단계; 상기 제1절연막 상에 실리콘 질화물 막을 형성하는 단계; 상기 실리콘 질화물 막 상에 제2절연막을 형성하는 단계; 상기 제1절연막, 실리콘 질화물 막, 및 제2절연막을 관통해서 상기 액티브층까지 도달하도록 금속 플러그를 형성하는 단계; 및 상기 기판에 무선 주파수 전계를 인가하면서 실리콘과 수소의 합성물을 사용한 플라즈마 강화 화학적 중기 피착(CVD)를 사용하여 상기 실리콘 질화물 막 상에 실리콘 산화물 막을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자를 제조하는 방법.
- 제5항에 있어서, 상기 합성물은 모노실레인, 디실레인, 및 디클로로실레인으로 구성되는 그룹으로부터 선택되는것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 제5항에 있어서, 상기 제1절연막과 상기 질화물 막은 각각 대기압 CVD와 저압 CVD에 의해 형성되는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
- 제5항에 있어서, 상기 실리콘 질화물 막은 30Å 내지 200Å 의 범위의 두께를 가지는 것을 특징으로 하는 반도체 소자를 형성하는 방법.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8068130A JP2914282B2 (ja) | 1996-03-25 | 1996-03-25 | 半導体装置の製造方法 |
JP96-068130 | 1996-03-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970067720A true KR970067720A (ko) | 1997-10-13 |
KR100219102B1 KR100219102B1 (ko) | 1999-09-01 |
Family
ID=13364863
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970010308A KR100219102B1 (ko) | 1996-03-25 | 1997-03-25 | 신뢰성있는 반도체 소자를 제조하기 위한 방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US6071832A (ko) |
JP (1) | JP2914282B2 (ko) |
KR (1) | KR100219102B1 (ko) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6274900B1 (en) * | 1998-01-05 | 2001-08-14 | Texas Instruments Incorporated | Semiconductor device architectures including UV transmissive nitride layers |
US20020000664A1 (en) * | 1999-02-05 | 2002-01-03 | Lie-Yea Cheng | Silicon nitride composite hdp/cvd process |
JP3925366B2 (ja) * | 2001-10-17 | 2007-06-06 | 株式会社村田製作所 | 弾性表面波装置およびその製造方法 |
KR100399952B1 (ko) * | 2001-11-16 | 2003-09-29 | 주식회사 하이닉스반도체 | 암전류를 감소시키기 위한 이미지센서의 제조 방법 |
CN101669285B (zh) * | 2007-05-25 | 2013-01-02 | 松下电器产业株式会社 | 弹性波元件 |
JP7139952B2 (ja) * | 2019-01-08 | 2022-09-21 | 日本電信電話株式会社 | 半導体光素子 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6097628A (ja) * | 1983-11-01 | 1985-05-31 | Matsushita Electronics Corp | 半導体装置の製造方法 |
JPH01138734A (ja) * | 1987-11-25 | 1989-05-31 | Mitsubishi Electric Corp | 複導電体層を有する半導体装置およびその製造方法 |
JPH01272121A (ja) * | 1988-04-25 | 1989-10-31 | Nippon Telegr & Teleph Corp <Ntt> | スルーホール構造とその製造方法 |
US5200808A (en) * | 1989-11-29 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having smooth contact holes formed through multi-layer insulators of different etching speeds |
JPH04186675A (ja) * | 1990-11-16 | 1992-07-03 | Matsushita Electron Corp | 半導体装置 |
KR930009131B1 (ko) * | 1991-04-24 | 1993-09-23 | 삼성전자 주식회사 | 초고집적 반도체 메모리장치의 제조방법 |
JP3583153B2 (ja) * | 1991-09-13 | 2004-10-27 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
JP3362432B2 (ja) * | 1992-10-31 | 2003-01-07 | ソニー株式会社 | プラズマ処理方法及びプラズマ処理装置 |
US5571571A (en) * | 1993-06-16 | 1996-11-05 | Applied Materials, Inc. | Method of forming a thin film for a semiconductor device |
JP2765478B2 (ja) * | 1994-03-30 | 1998-06-18 | 日本電気株式会社 | 半導体装置およびその製造方法 |
JP2674585B2 (ja) * | 1995-09-28 | 1997-11-12 | 日本電気株式会社 | 半導体装置の製造方法 |
US5554565A (en) * | 1996-02-26 | 1996-09-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Modified BP-TEOS tungsten-plug contact process |
US5661084A (en) * | 1996-10-04 | 1997-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd | Method for contact profile improvement |
JP3085231B2 (ja) * | 1997-02-20 | 2000-09-04 | 日本電気株式会社 | 半導体装置の製造方法 |
-
1996
- 1996-03-25 JP JP8068130A patent/JP2914282B2/ja not_active Expired - Fee Related
-
1997
- 1997-03-21 US US08/822,117 patent/US6071832A/en not_active Expired - Lifetime
- 1997-03-25 KR KR1019970010308A patent/KR100219102B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100219102B1 (ko) | 1999-09-01 |
JP2914282B2 (ja) | 1999-06-28 |
US6071832A (en) | 2000-06-06 |
JPH09260366A (ja) | 1997-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5107315A (en) | Mis type diamond field-effect transistor with a diamond insulator undercoat | |
CN100517716C (zh) | 半导体器件及其制造方法 | |
TW334597B (en) | Manufacture method of semiconductor device with suppressed impurity diffusion from gate electrode | |
KR20050086961A (ko) | 인장 변형된 기판을 구비한 mosfet 디바이스와 그제조방법 | |
JPS6072268A (ja) | バイポ−ラ・トランジスタ構造の製造方法 | |
US6639279B1 (en) | Semiconductor transistor having interface layer between semiconductor and insulating layers | |
KR970067720A (ko) | 신뢰성있는 반도체 소자를 제조하기 위한 방법 | |
KR970013427A (ko) | 액정 표시 장치용 박막 트랜지스터 및 그 제조 방법 | |
KR970063761A (ko) | 피막 제조 방법 | |
US20190244869A1 (en) | Fabrication of transistors having stressed channels | |
JPH02177427A (ja) | 半導体装置の製造方法 | |
US6083068A (en) | Field emission device and method of fabricating the same | |
US5686320A (en) | Method for forming semiconductor layer of thin film transistor by using temperature difference | |
KR970011502B1 (ko) | 다결정실리콘 박막트랜지스터의 제조방법 | |
JP3325664B2 (ja) | 薄膜トランジスタ及びその製造方法 | |
KR100380270B1 (ko) | 반도체 소자의 게이트 제조방법 | |
KR100274313B1 (ko) | 하부 게이트형 박막트렌지스터의 제조방법 | |
US6087268A (en) | Method to reduce boron diffusion through gate oxide using sidewall spacers | |
KR100444611B1 (ko) | 반도체 소자의 제조 방법 | |
KR930020635A (ko) | 반도체장치의 제조방법 | |
JPS6337624A (ja) | 半導体装置 | |
KR100355267B1 (en) | Method for etching oxide material and metal multi thin films and method for fabricating field effect transistor by using the same | |
JPH06163448A (ja) | 半導体膜のドーピング方法および半導体装置の製造方法 | |
KR950021363A (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR970063495A (ko) | 반도체 장치의 셀프얼라인 콘택 형성 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030605 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |