KR960704358A - 불휘발성 측벽 메모리 셀 및 그 제조 방법(Non-volatile sidewall memory cell method of fabricating same) - Google Patents
불휘발성 측벽 메모리 셀 및 그 제조 방법(Non-volatile sidewall memory cell method of fabricating same)Info
- Publication number
- KR960704358A KR960704358A KR1019960700804A KR19960700804A KR960704358A KR 960704358 A KR960704358 A KR 960704358A KR 1019960700804 A KR1019960700804 A KR 1019960700804A KR 19960700804 A KR19960700804 A KR 19960700804A KR 960704358 A KR960704358 A KR 960704358A
- Authority
- KR
- South Korea
- Prior art keywords
- pillars
- forming
- line direction
- insulating layer
- nonvolatile memory
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 claims abstract 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract 5
- 229910052710 silicon Inorganic materials 0.000 claims abstract 5
- 239000010703 silicon Substances 0.000 claims abstract 5
- 238000000034 method Methods 0.000 claims 5
- 238000005530 etching Methods 0.000 claims 4
- 238000000151 deposition Methods 0.000 claims 3
- 239000002184 metal Substances 0.000 claims 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 2
- 229920005591 polysilicon Polymers 0.000 claims 2
- 239000012535 impurity Substances 0.000 claims 1
- 238000001459 lithography Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
- H01L29/7885—Hot carrier injection from the channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30612—Etching of AIIIBV compounds
- H01L21/30617—Anisotropic liquid etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/05—Etch and refill
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
불휘발성 메모리 셀 및 이 셀들의 어레이가 제공된다. 메모리 셀은 실리콘 기판에 에칭된 실리콘 기둥의 측벽상에 제조된 단일 트랜지스터 부동 게이트 셀을 구비한다. 메모리 셀들은 비트 라인 방향으로 뻗어있는 행들 및 워드라인 방향으로 뻗어있는 열들로 이루어진 어레이 형태로 배열된다. 워드라인 방향의 기둥 및 비트 라인의 디멘젼을 리소그래피에 의해 제한되는 최소 하인 폭으로 제한시킴으로써 사실상 더 작은 셀 및 어레이 크기가 실현된다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
Claims (10)
- 비트 라인 방향으로 뻗어있는 행들 및, 워드 라인 방향으로 뻗어있는 열들로 구성된 어레이 형태로 배열되어 있는 다수의 기둥들을 포함하는 불휘발성 메모리를 제1도전형의 실리콘 기판내에 형성하는 방법에 있어서, 상기 워드 라인 방향으로의 각 기둥의 디멘젼을 최소 라인 폭으로 하여, 각각 제1도전형인 상기 다수의 기둥들을 상기 기판내에 형성하는 단계와; 제1절연층을 상기 기판상에 성장시키는 단계와; 상기 절연층에 의해 상기 기둥으로부터 분리되어 있는 각각의 기둥 주변에 부동 게이트를 형성하는 단계와; 상기 기둥들 각각의 상부레 드레인 영역을 형성하는 한편 상기 기판내에 단일 소스 영역을 형성하기 위해 제2도전형의 불순물을 주입하는 단계와; 상기 기판상에서 제2절연층을 성장시키는 단계와; 상기 제2절연층에 의해 상기 부동 게이트로부터 분리되어 있는 각각의 워드 라인 향의 각 부동 게이트 주변에 연속 제어 게이트를 형성하는 단계 및; 상기 행의 각 기둥의 상기 드레인 영역과 접촉하며, 상기 최소 라인폭과 동일한 상기 워드 라인 방향의 디멘젼을 갖는, 각각의 행에 대한 비트 라인을 형성하는 단계를 포함하는 것을 특징으로 하는 불휘발성 메모리 형성 방법.
- 제1항에 있어서, 상기 다수의 기둥 형성 단계는 상기 기판내에서 상기 기둥들을 이방성 에칭하는 단계를 포함하는 것을 특징으로 하는 불휘발성 메모리 형성 방법.
- 제1항에 있어서, 상기 부동 게이트 형성 단계는 상기 절연층상에 폴리 실리콘을 침착시킨 뒤 이 침착된 폴리실리콘을 에칭하여 상기 기둥 각각의 둘레에 상기 부동 게이트를 형성하는 단계를 포함하는 것을 특징으로 하는 불휘발성 메모리 형성 방법.
- 제1항에 있어서, 상기 기둥들 중 하나를 열방향으로 확장시킴으로써 각각의 제어 케이트에 대한 제어 게이트 접촉을 형성하는 단계를 더 포함하는 특징으로 하는 불휘발성 메모리 형성 방법.
- 제1항에 있어서, 상기 비트 라인 형성 단계는 상기 어레이 전반에 걸쳐 다른 절연층을 침착시키고, 상기 행들 중의 한 행내에서 상기 기둥들의 상기 표면들을 노출시키기 위해 트렌치를 에칭하며, 어레이 전반에 걸쳐 금속을 침착시키며, 상기 트렌치 내에만 상기 금속이 남도록 상기 금속을 에침 제거하는 단계를 포함하는 것을 특징으로 하는 불휘발성 메모리 형성 방법.
- 실리콘 기판상에 형성된 불휘발성 메모리에 있어서, 비트 라인 방향으로 뻗어있는 메모리 셀들의 행 및 워드 라인 방향으로 뻗어있는 메모리 셀들의 열로 구성된 어레이의 형태로 배열되어 있는 다수의 메모리 셀들로서, 각각의 상기 메모리 셀이 상기 실리콘 기판상에 형성된 실리콘 기둥과 상기 기둥의 상부에 형성된 드레인 영역과, 제1절연층에 의해 상기 기둥으로부터 분리되어 상기 기둥을 포위하고 있는 부동 게이트와, 상기 부동 게이트를 포위하고 있는 제2절연층 및, 상기 제2절연층을 포위하고 있는 제어 게이트를 포함하는 상기 다수의 메모리 셀들과; 각각의 열에 대해 단일 워드 라인을 형성하기 위해 집적식으로 형성된 상기 각각의 제어 게이트 및; 상기 비트 라인 방향으로 뻗어있는 행내의 각 메모리 셀의 상기 드레인 영역 각각에 결합되어 있고, 상기 워드 라인 방향의 상기 기둥들과 마찬가지로 상기 워드 라인 방향으로 최소 라인 폭의 디멘젼을 갖는 비트라인을 포함하는 것을 특징으로 하는 불휘발성 메모리.
- 제6항에 있어서, 상기 기판내에 형성된 소스 영역을 더 포함하고, 이 소스 영역은 상기 메모리 셀 각각에 의해 공유되는 것을 특징으로 하는 불휘발성 메모리.
- 제6항에 있어서, 열내의 인접 기둥들 사이 간격은 최소 라인 폭인 것을 특징으로 하는 불휘발성 메모리.
- 제8항에 있어서, 상기 비트 라인 방향의 상기 기둥들 중의 한 기둥의 디멘젼은 최소 라인 폭인 것을 특징으로 하는 불휘발성 메모리.
- 제9항에 있어서, 상기 비트 라인 방향 내의 인접 기둥들 사이 간격은 최소 라인 폭보다 더 큰 것을 특징으로 하는 불휘발성 메모리.※ 참고사항: 최초출원 내용에 의하여 공개하는 것임
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US261511 | 1981-05-07 | ||
US08/261,511 US5432739A (en) | 1994-06-17 | 1994-06-17 | Non-volatile sidewall memory cell method of fabricating same |
PCT/IB1995/000359 WO1995035581A2 (en) | 1994-06-17 | 1995-05-16 | Non-volatile sidewall memory cell method of fabricating same |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960704358A true KR960704358A (ko) | 1996-08-31 |
Family
ID=22993634
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960700804A KR960704358A (ko) | 1994-06-17 | 1995-05-16 | 불휘발성 측벽 메모리 셀 및 그 제조 방법(Non-volatile sidewall memory cell method of fabricating same) |
Country Status (6)
Country | Link |
---|---|
US (2) | US5432739A (ko) |
EP (1) | EP0714554A1 (ko) |
JP (1) | JPH09504655A (ko) |
KR (1) | KR960704358A (ko) |
TW (1) | TW275715B (ko) |
WO (1) | WO1995035581A2 (ko) |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19600307C1 (de) * | 1996-01-05 | 1998-01-08 | Siemens Ag | Hochintegrierter Halbleiterspeicher und Verfahren zur Herstellung des Halbleiterspeichers |
KR0179289B1 (ko) * | 1996-04-12 | 1999-04-15 | 문정환 | 금속배선 형성방법 |
US5929476A (en) | 1996-06-21 | 1999-07-27 | Prall; Kirk | Semiconductor-on-insulator transistor and memory circuitry employing semiconductor-on-insulator transistors |
US5990509A (en) * | 1997-01-22 | 1999-11-23 | International Business Machines Corporation | 2F-square memory cell for gigabit memory applications |
US5792690A (en) * | 1997-05-15 | 1998-08-11 | Vanguard International Semiconductor Corporation | Method of fabricating a DRAM cell with an area equal to four times the used minimum feature |
US5909618A (en) * | 1997-07-08 | 1999-06-01 | Micron Technology, Inc. | Method of making memory cell with vertical transistor and buried word and body lines |
US5973356A (en) * | 1997-07-08 | 1999-10-26 | Micron Technology, Inc. | Ultra high density flash memory |
US6072209A (en) | 1997-07-08 | 2000-06-06 | Micro Technology, Inc. | Four F2 folded bit line DRAM cell structure having buried bit and word lines |
US6191470B1 (en) | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
US6150687A (en) | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
US5936274A (en) * | 1997-07-08 | 1999-08-10 | Micron Technology, Inc. | High density flash memory |
US5973352A (en) * | 1997-08-20 | 1999-10-26 | Micron Technology, Inc. | Ultra high density flash memory having vertically stacked devices |
US5907170A (en) * | 1997-10-06 | 1999-05-25 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
US6066869A (en) * | 1997-10-06 | 2000-05-23 | Micron Technology, Inc. | Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor |
US6528837B2 (en) * | 1997-10-06 | 2003-03-04 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
US5914511A (en) * | 1997-10-06 | 1999-06-22 | Micron Technology, Inc. | Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts |
US5960284A (en) * | 1997-12-05 | 1999-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming vertical channel flash memory cell and device manufactured thereby |
US6127226A (en) * | 1997-12-22 | 2000-10-03 | Taiwan Semiconductor Manufacturing Company | Method for forming vertical channel flash memory cell using P/N junction isolation |
US6025225A (en) | 1998-01-22 | 2000-02-15 | Micron Technology, Inc. | Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same |
US5923063A (en) * | 1998-02-19 | 1999-07-13 | Advanced Micro Devices, Inc. | Double density V nonvolatile memory cell |
US5963469A (en) * | 1998-02-24 | 1999-10-05 | Micron Technology, Inc. | Vertical bipolar read access for low voltage memory cell |
US6242775B1 (en) | 1998-02-24 | 2001-06-05 | Micron Technology, Inc. | Circuits and methods using vertical complementary transistors |
US6304483B1 (en) | 1998-02-24 | 2001-10-16 | Micron Technology, Inc. | Circuits and methods for a static random access memory using vertical transistors |
US6246083B1 (en) | 1998-02-24 | 2001-06-12 | Micron Technology, Inc. | Vertical gain cell and array for a dynamic random access memory |
US6373095B1 (en) | 1998-02-25 | 2002-04-16 | International Business Machines Corporation | NVRAM cell having increased coupling ratio between a control gate and floating gate without an increase in cell area |
US6124729A (en) * | 1998-02-27 | 2000-09-26 | Micron Technology, Inc. | Field programmable logic arrays with vertical transistors |
US5991225A (en) | 1998-02-27 | 1999-11-23 | Micron Technology, Inc. | Programmable memory address decode array with vertical transistors |
US6043527A (en) | 1998-04-14 | 2000-03-28 | Micron Technology, Inc. | Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device |
US6134175A (en) | 1998-08-04 | 2000-10-17 | Micron Technology, Inc. | Memory address decode array with vertical transistors |
US6208164B1 (en) | 1998-08-04 | 2001-03-27 | Micron Technology, Inc. | Programmable logic array with vertical transistors |
US6204529B1 (en) * | 1999-08-27 | 2001-03-20 | Hsing Lan Lung | 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate |
US6500744B2 (en) | 1999-09-02 | 2002-12-31 | Micron Technology, Inc. | Methods of forming DRAM assemblies, transistor devices, and openings in substrates |
US6306708B1 (en) * | 2000-02-02 | 2001-10-23 | United Microelectronics Corp. | Fabrication method for an electrically erasable programmable read only memory |
EP1312120A1 (en) * | 2000-08-14 | 2003-05-21 | Matrix Semiconductor, Inc. | Dense arrays and charge storage devices, and methods for making same |
US6531727B2 (en) * | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6559491B2 (en) * | 2001-02-09 | 2003-05-06 | Micron Technology, Inc. | Folded bit line DRAM with ultra thin body transistors |
US6496034B2 (en) * | 2001-02-09 | 2002-12-17 | Micron Technology, Inc. | Programmable logic arrays with ultra thin body transistors |
US6566682B2 (en) * | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
US6424001B1 (en) | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
DE10130766B4 (de) * | 2001-06-26 | 2005-08-11 | Infineon Technologies Ag | Vertikal-Transistor, Speicheranordnung sowie Verfahren zum Herstellen eines Vertikal-Transistors |
US6744094B2 (en) * | 2001-08-24 | 2004-06-01 | Micron Technology Inc. | Floating gate transistor with horizontal gate layers stacked next to vertical body |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US20040004863A1 (en) * | 2002-07-05 | 2004-01-08 | Chih-Hsin Wang | Nonvolatile electrically alterable memory device and array made thereby |
US6657250B1 (en) * | 2002-08-21 | 2003-12-02 | Micron Technology, Inc. | Vertical flash memory cell with buried source rail |
US7550800B2 (en) * | 2003-06-06 | 2009-06-23 | Chih-Hsin Wang | Method and apparatus transporting charges in semiconductor device and semiconductor memory device |
US7297634B2 (en) * | 2003-06-06 | 2007-11-20 | Marvell World Trade Ltd. | Method and apparatus for semiconductor device and semiconductor memory device |
US6958513B2 (en) * | 2003-06-06 | 2005-10-25 | Chih-Hsin Wang | Floating-gate memory cell having trench structure with ballistic-charge injector, and the array of memory cells |
US7115942B2 (en) * | 2004-07-01 | 2006-10-03 | Chih-Hsin Wang | Method and apparatus for nonvolatile memory |
US7759719B2 (en) * | 2004-07-01 | 2010-07-20 | Chih-Hsin Wang | Electrically alterable memory cell |
US7613041B2 (en) * | 2003-06-06 | 2009-11-03 | Chih-Hsin Wang | Methods for operating semiconductor device and semiconductor memory device |
US20080203464A1 (en) * | 2004-07-01 | 2008-08-28 | Chih-Hsin Wang | Electrically alterable non-volatile memory and array |
US8378382B2 (en) * | 2004-12-30 | 2013-02-19 | Macronix International Co., Ltd. | High aspect-ratio PN-junction and method for manufacturing the same |
US20060151841A1 (en) * | 2005-01-12 | 2006-07-13 | Fuh-Cheng Jong | Pillar nonvolatile memory layout methodology |
US7326611B2 (en) * | 2005-02-03 | 2008-02-05 | Micron Technology, Inc. | DRAM arrays, vertical transistor structures and methods of forming transistor structures and DRAM arrays |
KR100640639B1 (ko) * | 2005-04-19 | 2006-10-31 | 삼성전자주식회사 | 미세콘택을 포함하는 반도체소자 및 그 제조방법 |
US7411244B2 (en) | 2005-06-28 | 2008-08-12 | Chih-Hsin Wang | Low power electrically alterable nonvolatile memory cells and arrays |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
KR100697291B1 (ko) * | 2005-09-15 | 2007-03-20 | 삼성전자주식회사 | 비휘발성 반도체 메모리 장치 및 그 제조방법 |
US7554151B2 (en) * | 2005-11-03 | 2009-06-30 | Atmel Corporation | Low voltage non-volatile memory cell with electrically transparent control gate |
US7859026B2 (en) * | 2006-03-16 | 2010-12-28 | Spansion Llc | Vertical semiconductor device |
US8501581B2 (en) * | 2006-03-29 | 2013-08-06 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US20080277738A1 (en) * | 2007-05-08 | 2008-11-13 | Venkat Ananthan | Memory cells, memory banks, memory arrays, and electronic systems |
US8247861B2 (en) * | 2007-07-18 | 2012-08-21 | Infineon Technologies Ag | Semiconductor device and method of making same |
US8072023B1 (en) | 2007-11-12 | 2011-12-06 | Marvell International Ltd. | Isolation for non-volatile memory cell array |
US8120088B1 (en) | 2007-12-07 | 2012-02-21 | Marvell International Ltd. | Non-volatile memory cell and array |
US8710576B2 (en) | 2008-02-12 | 2014-04-29 | Halo Lsi Inc. | High density vertical structure nitride flash memory |
TWI368299B (en) * | 2008-08-15 | 2012-07-11 | Nanya Technology Corp | Vertical transistor and array of vertical transistor |
US8624312B2 (en) * | 2011-04-28 | 2014-01-07 | Freescale Semiconductor, Inc. | Semiconductor device structure as a capacitor |
US8916920B2 (en) * | 2011-07-19 | 2014-12-23 | Macronix International Co., Ltd. | Memory structure with planar upper surface |
KR20140012864A (ko) * | 2012-07-23 | 2014-02-04 | 에스케이하이닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
JP5815813B2 (ja) * | 2014-08-04 | 2015-11-17 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. | 半導体装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5011526A (en) * | 1978-09-20 | 1991-04-30 | Ici Americas Inc. | Herbicide compositions of extended soil life |
US5017977A (en) * | 1985-03-26 | 1991-05-21 | Texas Instruments Incorporated | Dual EPROM cells on trench walls with virtual ground buried bit lines |
JP2655859B2 (ja) * | 1988-02-03 | 1997-09-24 | 株式会社日立製作所 | 半導体記憶装置 |
US5087584A (en) * | 1990-04-30 | 1992-02-11 | Intel Corporation | Process for fabricating a contactless floating gate memory array utilizing wordline trench vias |
US5071782A (en) * | 1990-06-28 | 1991-12-10 | Texas Instruments Incorporated | Vertical memory cell array and method of fabrication |
JP2877462B2 (ja) * | 1990-07-23 | 1999-03-31 | 株式会社東芝 | 不揮発性半導体記憶装置 |
JP2743571B2 (ja) * | 1990-10-18 | 1998-04-22 | 日本電気株式会社 | 半導体不揮発性記憶装置 |
US5379255A (en) * | 1992-12-14 | 1995-01-03 | Texas Instruments Incorporated | Three dimensional famos memory devices and methods of fabricating |
US5382540A (en) * | 1993-09-20 | 1995-01-17 | Motorola, Inc. | Process for forming an electrically programmable read-only memory cell |
-
1994
- 1994-06-17 US US08/261,511 patent/US5432739A/en not_active Expired - Fee Related
-
1995
- 1995-04-21 US US08/426,512 patent/US5563083A/en not_active Expired - Lifetime
- 1995-05-16 WO PCT/IB1995/000359 patent/WO1995035581A2/en not_active Application Discontinuation
- 1995-05-16 EP EP95916816A patent/EP0714554A1/en not_active Withdrawn
- 1995-05-16 KR KR1019960700804A patent/KR960704358A/ko not_active Application Discontinuation
- 1995-05-16 JP JP8501865A patent/JPH09504655A/ja active Pending
- 1995-06-29 TW TW084106701A patent/TW275715B/zh active
Also Published As
Publication number | Publication date |
---|---|
EP0714554A1 (en) | 1996-06-05 |
US5563083A (en) | 1996-10-08 |
TW275715B (en) | 1996-05-11 |
WO1995035581A3 (en) | 1996-02-08 |
WO1995035581A2 (en) | 1995-12-28 |
US5432739A (en) | 1995-07-11 |
JPH09504655A (ja) | 1997-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960704358A (ko) | 불휘발성 측벽 메모리 셀 및 그 제조 방법(Non-volatile sidewall memory cell method of fabricating same) | |
KR100415973B1 (ko) | Dram셀장치및그제조방법 | |
RU2153210C2 (ru) | Полупроводниковое запоминающее устройство с высокой степенью интеграции и способ изготовления полупроводникового запоминающего устройства | |
US7298004B2 (en) | Charge-trapping memory cell and method for production | |
JP5234439B2 (ja) | エッチングで作成したナノFinトランジスタ | |
US7736980B2 (en) | Vertical gated access transistor | |
US20050074949A1 (en) | Semiconductor device and a method for fabricating the semiconductor device | |
US20070205438A1 (en) | Masking process for simultaneously patterning separate regions | |
JP2005079165A5 (ko) | ||
EP1087442A3 (en) | Floating gate memory array and self-aligned method of fabrication therefor | |
US20130012013A1 (en) | Methods Of Forming Transistor Gates | |
US5943572A (en) | Electrically writable and erasable read-only memory cell arrangement and method for its production | |
KR860001491A (ko) | 독출전용 기억장치와 그 제조방법 | |
KR20200045065A (ko) | 반도체 소자 및 그 형성 방법 | |
US20220165742A1 (en) | Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells | |
KR970024197A (ko) | 반도체 메모리 장치 및 제조방법 | |
KR20040102349A (ko) | 반도체 기억장치 및 그 제조방법 | |
US6958512B1 (en) | Non-volatile memory device | |
KR970706609A (ko) | 3차원 비휘발성 메모리(three-dimensional non-volatile memory) | |
US5920099A (en) | Read-only memory cell array and process for manufacturing it | |
US5429973A (en) | Trench buried-bit line mask ROM process | |
US20230247828A1 (en) | Memory Array And Method Used In Forming A Memory Array Comprising Strings Of Memory Cells | |
KR930011241A (ko) | 낸드형 롬(nand rom) 및 그 제조방법 | |
JPH02360A (ja) | 不揮発生半導体装置の製造方法 | |
WO2022164602A1 (en) | Memory array comprising strings of memory cells and method used in forming a memory array comprising strings of memory cells |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |