KR960011726A - 마이크로프로세서 - Google Patents
마이크로프로세서 Download PDFInfo
- Publication number
- KR960011726A KR960011726A KR1019950030591A KR19950030591A KR960011726A KR 960011726 A KR960011726 A KR 960011726A KR 1019950030591 A KR1019950030591 A KR 1019950030591A KR 19950030591 A KR19950030591 A KR 19950030591A KR 960011726 A KR960011726 A KR 960011726A
- Authority
- KR
- South Korea
- Prior art keywords
- microprocessor
- card
- memory
- bus
- cards
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microcomputers (AREA)
Abstract
마이크로프로세서에 관한 것으로써, 사용상 편리하고, PC카드인터페이스를 갖는 퍼스널컴퓨터등의 설계공정수 및 외부부품을 삭감하여 저코스트화를 도모하기 위해, 퍼스널컴퓨터등에 내장되는 마이크로프로세서에 대기제어레지스터 WCRI 및 WCR2등의 제어레지스터를 포함하고, 또한 ROM, 버스트ROM, SRAM, PSRAM, DRAM 및 동기DRAM등의 각종 반도체메모리나 메모리카드 및 I/O카드등의 PC카드의 인터페이스를 병행제어할 수 있는 버스상태컨트롤러BSC릎 마련하고, 버스상태컨크롤러BSC에 동기DRAM접속시에 있어서의 PC카드의 기동신호(-OE,-WE)의 세트업시간을 제어하기 위한 제어레지스터(PCR)가 마련되고, 또 외부 버스의 어드레스공간을 소정수의 에리어로 분할하고, 각 에리어에 반도체메모리 또는 PC카드를 고정적으로 할당함과 동시에 마이크로프로세서에 논리어드레스를 물리어드레스로 변환하는 메모리관리유닛을 마련한다.
이러한 마이크로프로세서에 의해, 물리어드레스에 의한 제약을 받지 않으며, 그리고 인터페이스제어를 위한 외부부품을 삭감하면서 각종 반도체메모리 및 PC카드를 직접 또한 동시에 마이크로프로세서의 외수버스에 결합할 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 관한 마이크로프로세서를 포함하는 퍼스널컴퓨터의 1실시예를 도시한 시스템구성도.
제2도는 제1도의 퍼스널컴퓨터의 1실시예를 도시한 외관구성도.
Claims (8)
- 반도체메모리 및 PC카드를 직접 결합가능하게 하는 인터페이스회로를 포함하는 마이크로프로세서.
- 제1항에 있어서, 상기 인터페이스회로는 상기 마이크로프로세서의 외부버스로 출력될 여러개의 제어신호를 작성하고, 상기 반도체베모리는 ROM, 버스트ROM, SRAM, PSRAM, DRAM 및 동기DRAM을 포함하고, 상기 PC카드는 메모리카드 및 I/O카드를 포함하는 마이크로프로세서.
- 제2항에 있어서, 상기 외부버스의 어드레스공간은 여러개의 에리어로 분할되고, 상기 여러개의 에리어의 각각은 소정의 반도체메모리 또는 PC카드에 고정적으로 할당되고, 상기 마이크로프로세서는 그 내부에 있어서의 논리어드레스를 상기 외부버스에 있어서의 물리어드레스로 변환하는 메모리관리유닛을 구비하는 마이므로프로세서.
- 제3항에 있어서, 상기 외부버스에는 상기 여러종류의 반도체메모리의 일부 또는 전부와 메모리카드 및 I/O카드를 동시에 결합할 수 있는 마이크로프로세서.
- 제4항에 있어서, 상기 I/O카드는 메모리로써의 기능을 갖고, 그 입출력장치로써 기능하는 경우의 물리어드레스는 메모리로써 기능하는 경우의 물리어드레스와는 독립적으로 할당되는 마이크로프로세서.
- 제3항에 있어서, 상기 반도체메모리 또는 PC카드사이의 인터페이스제어세 사용되고 상기 에리어의 각각에 할당된 반도체메모리 또는 PC카드의 종류 및 그 동작조건등을 설정하기 위한 레지스터를 포함하는 버스상태컨트롤러를 또 구비하는 마이크로프로세서.
- 제6항에 있어서, 상기 반도체메모리 및 PC카드의 일부 또는 전부는 일련의 어드레스를 연속액세스하기 위한 버스트모드를 갖고, 상기 버스상태컨트롤러는 이 버스트모드를 위한 어드레스생성회로를 갖는 마이크로프로세서.
- 제7항에 있어서, 상기 버스상태컨트롤러는 상태머신으로 이루어지는 것을 특징으로 하는 마이크로 프로세서.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6251394A JPH0895943A (ja) | 1994-09-20 | 1994-09-20 | マイクロプロセッサ |
JP94-251394 | 1994-09-20 | ||
JP95-085931 | 1995-03-20 | ||
JP8593195 | 1995-03-20 | ||
JP26087395A JP3862031B2 (ja) | 1995-03-20 | 1995-09-13 | マイクロプロセッサ |
JP95-260873 | 1995-09-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960011726A true KR960011726A (ko) | 1996-04-20 |
KR100353348B1 KR100353348B1 (ko) | 2003-01-06 |
Family
ID=27304996
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950030591A KR100353348B1 (ko) | 1994-09-20 | 1995-09-19 | 마이크로프로세서 |
Country Status (2)
Country | Link |
---|---|
US (5) | US5848247A (ko) |
KR (1) | KR100353348B1 (ko) |
Families Citing this family (107)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5848247A (en) * | 1994-09-13 | 1998-12-08 | Hitachi, Ltd. | Microprocessor having PC card interface |
KR100213102B1 (ko) * | 1997-04-11 | 1999-08-02 | 윤종용 | 피씨카드를 이용한 휴대용 정보단말의 프로그램을 갱신하는 방법 및 그에 따른 장치 |
US6038625A (en) * | 1998-01-06 | 2000-03-14 | Sony Corporation Of Japan | Method and system for providing a device identification mechanism within a consumer audio/video network |
JP3918317B2 (ja) * | 1998-09-08 | 2007-05-23 | 富士通株式会社 | 半導体記憶装置 |
WO2000070466A1 (fr) * | 1999-05-17 | 2000-11-23 | Technowave, Ltd. | Procede d'acces a un dispositif e/s et une memoire utilisant une adresse virtuelle et support enregistre comportant un programme destine a executer le procede d'acces a un dispositif e/o et une memoire utilisant une adresse virtuelle |
DE19929419C2 (de) * | 1999-06-26 | 2003-08-07 | Sci Worx Gmbh | Synchroner Kommunikationsbus und Verfahren zur synchronen Kommunikation zwischen Schaltungsmodulen |
DE19941348A1 (de) * | 1999-08-31 | 2001-03-08 | Micronas Gmbh | Speicherzugriffseinheit für den wahlweisen Zugriff auf eine statische Speichereinheit oder eine dynamische Speichereinheit sowie zugehörige Zugriffsverfahren |
US6298394B1 (en) | 1999-10-01 | 2001-10-02 | Stmicroelectronics, Ltd. | System and method for capturing information on an interconnect in an integrated circuit |
US6820195B1 (en) | 1999-10-01 | 2004-11-16 | Hitachi, Ltd. | Aligning load/store data with big/little endian determined rotation distance control |
US6553460B1 (en) | 1999-10-01 | 2003-04-22 | Hitachi, Ltd. | Microprocessor having improved memory management unit and cache memory |
US6542983B1 (en) | 1999-10-01 | 2003-04-01 | Hitachi, Ltd. | Microcomputer/floating point processor interface and method |
US6928073B2 (en) * | 1999-10-01 | 2005-08-09 | Stmicroelectronics Ltd. | Integrated circuit implementing packet transmission |
US6408381B1 (en) | 1999-10-01 | 2002-06-18 | Hitachi, Ltd. | Mechanism for fast access to control space in a pipeline processor |
US6460174B1 (en) | 1999-10-01 | 2002-10-01 | Stmicroelectronics, Ltd. | Methods and models for use in designing an integrated circuit |
US6557119B1 (en) | 1999-10-01 | 2003-04-29 | Stmicroelectronics Limited | Microcomputer debug architecture and method |
US6859891B2 (en) | 1999-10-01 | 2005-02-22 | Stmicroelectronics Limited | Apparatus and method for shadowing processor information |
US6457118B1 (en) | 1999-10-01 | 2002-09-24 | Hitachi Ltd | Method and system for selecting and using source operands in computer system instructions |
US6826191B1 (en) | 1999-10-01 | 2004-11-30 | Stmicroelectronics Ltd. | Packets containing transaction attributes |
US6918065B1 (en) | 1999-10-01 | 2005-07-12 | Hitachi, Ltd. | Method for compressing and decompressing trace information |
US6693914B1 (en) | 1999-10-01 | 2004-02-17 | Stmicroelectronics, Inc. | Arbitration mechanism for packet transmission |
US7260745B1 (en) | 1999-10-01 | 2007-08-21 | Stmicroelectronics Ltd. | Detection of information on an interconnect |
US6530047B1 (en) | 1999-10-01 | 2003-03-04 | Stmicroelectronics Limited | System and method for communicating with an integrated circuit |
US6732307B1 (en) | 1999-10-01 | 2004-05-04 | Hitachi, Ltd. | Apparatus and method for storing trace information |
US6496905B1 (en) * | 1999-10-01 | 2002-12-17 | Hitachi, Ltd. | Write buffer with burst capability |
US6590907B1 (en) | 1999-10-01 | 2003-07-08 | Stmicroelectronics Ltd. | Integrated circuit with additional ports |
US6351803B2 (en) | 1999-10-01 | 2002-02-26 | Hitachi Ltd. | Mechanism for power efficient processing in a pipeline processor |
US6463553B1 (en) | 1999-10-01 | 2002-10-08 | Stmicroelectronics, Ltd. | Microcomputer debug architecture and method |
US6598177B1 (en) | 1999-10-01 | 2003-07-22 | Stmicroelectronics Ltd. | Monitoring error conditions in an integrated circuit |
US6615370B1 (en) | 1999-10-01 | 2003-09-02 | Hitachi, Ltd. | Circuit for storing trace information |
US6412043B1 (en) | 1999-10-01 | 2002-06-25 | Hitachi, Ltd. | Microprocessor having improved memory management unit and cache memory |
US6412047B2 (en) | 1999-10-01 | 2002-06-25 | Stmicroelectronics, Inc. | Coherency protocol |
US6779145B1 (en) | 1999-10-01 | 2004-08-17 | Stmicroelectronics Limited | System and method for communicating with an integrated circuit |
US7072817B1 (en) | 1999-10-01 | 2006-07-04 | Stmicroelectronics Ltd. | Method of designing an initiator in an integrated circuit |
US6487683B1 (en) | 1999-10-01 | 2002-11-26 | Stmicroelectronics Limited | Microcomputer debug architecture and method |
US7793261B1 (en) | 1999-10-01 | 2010-09-07 | Stmicroelectronics Limited | Interface for transferring debug information |
US6629115B1 (en) | 1999-10-01 | 2003-09-30 | Hitachi, Ltd. | Method and apparatus for manipulating vectored data |
US6449712B1 (en) | 1999-10-01 | 2002-09-10 | Hitachi, Ltd. | Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions |
US7266728B1 (en) | 1999-10-01 | 2007-09-04 | Stmicroelectronics Ltd. | Circuit for monitoring information on an interconnect |
US6598128B1 (en) | 1999-10-01 | 2003-07-22 | Hitachi, Ltd. | Microprocessor having improved memory management unit and cache memory |
US6546480B1 (en) | 1999-10-01 | 2003-04-08 | Hitachi, Ltd. | Instructions for arithmetic operations on vectored data |
JP2001142692A (ja) * | 1999-10-01 | 2001-05-25 | Hitachi Ltd | 2つの異なる固定長命令セットを実行するマイクロプロセッサ、マイクロコンピュータおよび命令実行方法 |
US7000078B1 (en) * | 1999-10-01 | 2006-02-14 | Stmicroelectronics Ltd. | System and method for maintaining cache coherency in a shared memory system |
US6701405B1 (en) | 1999-10-01 | 2004-03-02 | Hitachi, Ltd. | DMA handshake protocol |
US6684348B1 (en) | 1999-10-01 | 2004-01-27 | Hitachi, Ltd. | Circuit for processing trace information |
US6591369B1 (en) | 1999-10-01 | 2003-07-08 | Stmicroelectronics, Ltd. | System and method for communicating with an integrated circuit |
US6629207B1 (en) | 1999-10-01 | 2003-09-30 | Hitachi, Ltd. | Method for loading instructions or data into a locked way of a cache memory |
US6502210B1 (en) | 1999-10-01 | 2002-12-31 | Stmicroelectronics, Ltd. | Microcomputer debug architecture and method |
US6772325B1 (en) * | 1999-10-01 | 2004-08-03 | Hitachi, Ltd. | Processor architecture and operation for exploiting improved branch control instruction |
US6601189B1 (en) | 1999-10-01 | 2003-07-29 | Stmicroelectronics Limited | System and method for communicating with an integrated circuit |
US6349371B1 (en) | 1999-10-01 | 2002-02-19 | Stmicroelectronics Ltd. | Circuit for storing information |
US6633971B2 (en) | 1999-10-01 | 2003-10-14 | Hitachi, Ltd. | Mechanism for forward data in a processor pipeline using a single pipefile connected to the pipeline |
US6574651B1 (en) | 1999-10-01 | 2003-06-03 | Hitachi, Ltd. | Method and apparatus for arithmetic operation on vectored data |
US6665816B1 (en) | 1999-10-01 | 2003-12-16 | Stmicroelectronics Limited | Data shift register |
US6434665B1 (en) | 1999-10-01 | 2002-08-13 | Stmicroelectronics, Inc. | Cache memory store buffer |
US6567932B2 (en) | 1999-10-01 | 2003-05-20 | Stmicroelectronics Limited | System and method for communicating with an integrated circuit |
GB2357602A (en) * | 1999-12-22 | 2001-06-27 | Nokia Mobile Phones Ltd | Memory controller for a memory array comprising different memory types |
US6839857B2 (en) * | 2000-01-13 | 2005-01-04 | Sony Computer Entertainment Inc. | Interrupt controller in an interface device or information processing system |
US6519670B1 (en) * | 2000-02-04 | 2003-02-11 | Koninklijke Philips Electronics N.V. | Method and system for optimizing a host bus that directly interfaces to a 16-bit PCMCIA host bus adapter |
JP4042088B2 (ja) * | 2000-08-25 | 2008-02-06 | 株式会社ルネサステクノロジ | メモリアクセス方式 |
JP2002175689A (ja) * | 2000-09-29 | 2002-06-21 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP4615137B2 (ja) * | 2001-03-26 | 2011-01-19 | 富士通セミコンダクター株式会社 | 同期型メモリに対するフライバイ転送を可能にするdma制御システム |
KR100437609B1 (ko) | 2001-09-20 | 2004-06-30 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 어드레스 변환 방법 및 그 장치 |
US6798711B2 (en) * | 2002-03-19 | 2004-09-28 | Micron Technology, Inc. | Memory with address management |
US6904486B2 (en) | 2002-05-23 | 2005-06-07 | Seiko Epson Corporation | 32 bit generic bus interface using read/write byte enables |
US6886067B2 (en) * | 2002-05-23 | 2005-04-26 | Seiko Epson Corporation | 32 Bit generic asynchronous bus interface using read/write strobe byte enables |
US7526791B2 (en) * | 2002-07-24 | 2009-04-28 | Broadcom Corporation | System and method for an interactive broadband system-on-chip with a reconfigurable interface |
US7054971B2 (en) * | 2002-08-29 | 2006-05-30 | Seiko Epson Corporation | Interface between a host and a slave device having a latency greater than the latency of the host |
US6942153B1 (en) * | 2004-05-25 | 2005-09-13 | Unitech Electronics Co.,Inc. | Handheld computer |
JP4455593B2 (ja) * | 2004-06-30 | 2010-04-21 | 株式会社ルネサステクノロジ | データプロセッサ |
US20060224815A1 (en) * | 2005-03-30 | 2006-10-05 | Koichi Yamada | Virtualizing memory management unit resources |
KR100600331B1 (ko) * | 2005-05-30 | 2006-07-18 | 주식회사 하이닉스반도체 | 연속적인 버스트 모드로 동작 가능한 슈도 sram |
US7532532B2 (en) * | 2005-05-31 | 2009-05-12 | Micron Technology, Inc. | System and method for hidden-refresh rate modification |
US7702885B2 (en) * | 2006-03-02 | 2010-04-20 | Atmel Corporation | Firmware extendable commands including a test mode command for a microcontroller-based flash memory controller |
US7613876B2 (en) * | 2006-06-08 | 2009-11-03 | Bitmicro Networks, Inc. | Hybrid multi-tiered caching storage system |
JP5087886B2 (ja) * | 2006-08-18 | 2012-12-05 | 富士通株式会社 | メモリ制御装置 |
US7898880B2 (en) * | 2006-09-12 | 2011-03-01 | Mtekvision Co., Ltd. | Dual port memory device, memory device and method of operating the dual port memory device |
DE102007044803A1 (de) * | 2007-09-20 | 2009-04-09 | Robert Bosch Gmbh | Schaltungsanordnung zur Signalaufnahme und -erzeugung sowie Verfahren zum Betreiben dieser Schaltungsanordnung |
US8959307B1 (en) | 2007-11-16 | 2015-02-17 | Bitmicro Networks, Inc. | Reduced latency memory read transactions in storage devices |
US7827333B1 (en) * | 2008-02-04 | 2010-11-02 | Nvidia Corporation | System and method for determining a bus address on an add-in card |
US9135190B1 (en) | 2009-09-04 | 2015-09-15 | Bitmicro Networks, Inc. | Multi-profile memory controller for computing devices |
US8665601B1 (en) | 2009-09-04 | 2014-03-04 | Bitmicro Networks, Inc. | Solid state drive with improved enclosure assembly |
US8447908B2 (en) | 2009-09-07 | 2013-05-21 | Bitmicro Networks, Inc. | Multilevel memory bus system for solid-state mass storage |
US8560804B2 (en) | 2009-09-14 | 2013-10-15 | Bitmicro Networks, Inc. | Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device |
US9372755B1 (en) | 2011-10-05 | 2016-06-21 | Bitmicro Networks, Inc. | Adaptive power cycle sequences for data recovery |
US9043669B1 (en) | 2012-05-18 | 2015-05-26 | Bitmicro Networks, Inc. | Distributed ECC engine for storage media |
US9423457B2 (en) | 2013-03-14 | 2016-08-23 | Bitmicro Networks, Inc. | Self-test solution for delay locked loops |
US9934045B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Networks, Inc. | Embedded system boot from a storage device |
US9842024B1 (en) | 2013-03-15 | 2017-12-12 | Bitmicro Networks, Inc. | Flash electronic disk with RAID controller |
US9734067B1 (en) | 2013-03-15 | 2017-08-15 | Bitmicro Networks, Inc. | Write buffering |
US9720603B1 (en) | 2013-03-15 | 2017-08-01 | Bitmicro Networks, Inc. | IOC to IOC distributed caching architecture |
US9971524B1 (en) | 2013-03-15 | 2018-05-15 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US9798688B1 (en) | 2013-03-15 | 2017-10-24 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US9430386B2 (en) | 2013-03-15 | 2016-08-30 | Bitmicro Networks, Inc. | Multi-leveled cache management in a hybrid storage system |
US9875205B1 (en) | 2013-03-15 | 2018-01-23 | Bitmicro Networks, Inc. | Network of memory systems |
US9400617B2 (en) | 2013-03-15 | 2016-07-26 | Bitmicro Networks, Inc. | Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained |
US9501436B1 (en) | 2013-03-15 | 2016-11-22 | Bitmicro Networks, Inc. | Multi-level message passing descriptor |
US9916213B1 (en) | 2013-03-15 | 2018-03-13 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US10120694B2 (en) | 2013-03-15 | 2018-11-06 | Bitmicro Networks, Inc. | Embedded system boot from a storage device |
US10489318B1 (en) | 2013-03-15 | 2019-11-26 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US9672178B1 (en) | 2013-03-15 | 2017-06-06 | Bitmicro Networks, Inc. | Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system |
US9811461B1 (en) | 2014-04-17 | 2017-11-07 | Bitmicro Networks, Inc. | Data storage system |
US10078604B1 (en) | 2014-04-17 | 2018-09-18 | Bitmicro Networks, Inc. | Interrupt coalescing |
US10042792B1 (en) | 2014-04-17 | 2018-08-07 | Bitmicro Networks, Inc. | Method for transferring and receiving frames across PCI express bus for SSD device |
US10025736B1 (en) | 2014-04-17 | 2018-07-17 | Bitmicro Networks, Inc. | Exchange message protocol message transmission between two devices |
US10055150B1 (en) | 2014-04-17 | 2018-08-21 | Bitmicro Networks, Inc. | Writing volatile scattered memory metadata to flash device |
US9952991B1 (en) | 2014-04-17 | 2018-04-24 | Bitmicro Networks, Inc. | Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation |
US10552050B1 (en) | 2017-04-07 | 2020-02-04 | Bitmicro Llc | Multi-dimensional computer storage system |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5487161A (en) * | 1992-11-25 | 1996-01-23 | Norand Corp. | Computerized data terminal with switchable memory address for start-up and system control instructions |
US5812814A (en) * | 1993-02-26 | 1998-09-22 | Kabushiki Kaisha Toshiba | Alternative flash EEPROM semiconductor memory system |
US5537654A (en) * | 1993-05-20 | 1996-07-16 | At&T Corp. | System for PCMCIA peripheral to execute instructions from shared memory where the system reset signal causes switching between modes of operation by alerting the starting address |
US5574654A (en) * | 1994-02-24 | 1996-11-12 | Dranetz Technologies, Inc. | Electrical parameter analyzer |
US5519851A (en) * | 1994-03-14 | 1996-05-21 | Sun Microsystems, Inc. | Portable PCMCIA interface for a host computer |
US5768568A (en) * | 1994-04-29 | 1998-06-16 | International Business Machines Corp. | System and method for initializing an information processing system |
US5596728A (en) * | 1994-05-04 | 1997-01-21 | Compaq Computer Corporation | Method and apparatus for resolving resource conflicts after a portable computer has docked to an expansion base unit |
US5590373A (en) * | 1994-07-25 | 1996-12-31 | International Business Machines Corporation | Field programming apparatus and method for updating programs in a personal communications device |
US5604870A (en) * | 1994-08-01 | 1997-02-18 | Moss; Barry | UART emulator card |
US5555510A (en) * | 1994-08-02 | 1996-09-10 | Intel Corporation | Automatic computer card insertion and removal algorithm |
US5528248A (en) * | 1994-08-19 | 1996-06-18 | Trimble Navigation, Ltd. | Personal digital location assistant including a memory cartridge, a GPS smart antenna and a personal computing device |
US5564055A (en) * | 1994-08-30 | 1996-10-08 | Lucent Technologies Inc. | PCMCIA slot expander and method |
US5613092A (en) * | 1994-09-01 | 1997-03-18 | Motorola Inc. | Peripheral card having an adaptive PCMCIA compliant interface |
US5848247A (en) * | 1994-09-13 | 1998-12-08 | Hitachi, Ltd. | Microprocessor having PC card interface |
EP0789951B1 (en) * | 1994-11-04 | 2006-03-29 | Intel Corporation | Pcmcia autoconfigure pc card |
US5589719A (en) * | 1995-03-10 | 1996-12-31 | Fiset; Peter D. | Card out of socket detector for IC cards |
US5630096A (en) * | 1995-05-10 | 1997-05-13 | Microunity Systems Engineering, Inc. | Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order |
US5818029A (en) * | 1995-10-03 | 1998-10-06 | Intermart Systems | Method and apparatus for connecting PCMCIA cards to computer interfaces |
US5724529A (en) * | 1995-11-22 | 1998-03-03 | Cirrus Logic, Inc. | Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system |
-
1995
- 1995-09-07 US US08/524,701 patent/US5848247A/en not_active Expired - Lifetime
- 1995-09-19 KR KR1019950030591A patent/KR100353348B1/ko not_active IP Right Cessation
-
1998
- 1998-11-13 US US09/191,219 patent/US6049844A/en not_active Expired - Lifetime
-
1999
- 1999-11-13 US US09/438,337 patent/US6594720B1/en not_active Expired - Lifetime
-
2003
- 2003-01-07 US US10/337,758 patent/US6792493B2/en not_active Expired - Fee Related
- 2003-01-07 US US10/337,631 patent/US20030149821A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20030163624A1 (en) | 2003-08-28 |
US6594720B1 (en) | 2003-07-15 |
US20030149821A1 (en) | 2003-08-07 |
US5848247A (en) | 1998-12-08 |
US6049844A (en) | 2000-04-11 |
KR100353348B1 (ko) | 2003-01-06 |
US6792493B2 (en) | 2004-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960011726A (ko) | 마이크로프로세서 | |
US6233650B1 (en) | Using FET switches for large memory arrays | |
US4601018A (en) | Banked memory circuit | |
KR940012146A (ko) | Cpu와 승산기를 갖는 반도체집적회로 | |
JPH04230544A (ja) | ダイナミックメモリシステムのタイミングを動的に設定するデータ処理装置 | |
KR960025077A (ko) | 엑스 터미널에서의 피시엠시아이에이 카드 제어기 접속 장치 | |
JPS63163937A (ja) | メモリ制御装置 | |
US4755964A (en) | Memory control circuit permitting microcomputer system to utilize static and dynamic rams | |
EP0134968B1 (en) | Memory access system in a computer accommodating an add-on memory | |
JP2784550B2 (ja) | 半導体記憶装置 | |
JPS6249676B2 (ko) | ||
US4504926A (en) | Mode setting control system | |
CA2022586A1 (en) | Scan converter control circuit having memories and address generator for generating zigzag address signal supplied to the memories | |
KR970705084A (ko) | 감소된 핀 계수를 가진 집적된 제 1 버스 및 제 2 버스 콘트롤러(Integrated primary Bus and Secondary Bus Controller with Reduced Pin Count) | |
JP3452147B2 (ja) | 内部及び外部の周辺機器とエミュレーションモードで作動可能なマイクロコンピュータ | |
JPS6383845A (ja) | メモリカ−ド | |
JPS6032219B2 (ja) | メモリ拡張制御方式 | |
US6035372A (en) | Dynamic RAM in a microprocessor system | |
JPS6211751B2 (ko) | ||
KR960011682A (ko) | 확장 모드 마이크로콘트롤러 | |
KR100452332B1 (ko) | 데이터 읽기 및 쓰기 속도 개선 방법 | |
KR930002656Y1 (ko) | 주,종 마이컴간의 데이타 통신회로 | |
KR19980019814A (ko) | 가변 버스트 길이를 갖는 버스트형 메모리 | |
KR100228481B1 (ko) | 메모리 뱅크 확장장치 | |
KR0163140B1 (ko) | 일반 sram을 이용한 메모리 공유 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A107 | Divisional application of patent | ||
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120821 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20130822 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20150819 Year of fee payment: 14 |
|
EXPY | Expiration of term |