KR960005864A - 미세패턴 형성방법 - Google Patents

미세패턴 형성방법 Download PDF

Info

Publication number
KR960005864A
KR960005864A KR1019940016980A KR19940016980A KR960005864A KR 960005864 A KR960005864 A KR 960005864A KR 1019940016980 A KR1019940016980 A KR 1019940016980A KR 19940016980 A KR19940016980 A KR 19940016980A KR 960005864 A KR960005864 A KR 960005864A
Authority
KR
South Korea
Prior art keywords
photoresist
photoresist film
exposed
pattern
mask
Prior art date
Application number
KR1019940016980A
Other languages
English (en)
Other versions
KR970007173B1 (ko
Inventor
김형수
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940016980A priority Critical patent/KR970007173B1/ko
Priority to US08/501,605 priority patent/US5593813A/en
Priority to GB9514186A priority patent/GB2291266B/en
Priority to CN95107566A priority patent/CN1075245C/zh
Publication of KR960005864A publication Critical patent/KR960005864A/ko
Application granted granted Critical
Publication of KR970007173B1 publication Critical patent/KR970007173B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • G03F7/70466—Multiple exposures, e.g. combination of fine and coarse exposures, double patterning or multiple exposures for printing a single feature
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/20—Exposure; Apparatus therefor
    • G03F7/2022—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/947—Subphotolithographic processing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

본 발명은 반도체소자의 미세패턴 형성방법에 관한 것으로, 감광막에 1차 노광을 행한 뒤 2차 노광시 마스크를 쉬프트시킨 뒤 노광을 행하여 감광막패턴을 형성하고, 쉬프트 노광시 얻어지는 감광막 패턴의 단차에 스페이서를 형성하고, 스페이서를 이용하여 미세한 패턴을 형성하는 방법에 관한 것이다.

Description

미세패턴 형성방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제8도는 본 발명에 의해 미세패턴 형성단계를 도시한 단면도.

Claims (5)

  1. 반도체 소자의 미세패턴 형성방법에 있어서, 기판 상부에 하부층을 형성하고, 그 상부에 감광막을 도포한 다음, 마스크를 이용하고, 1/2Eth 정도가 되는 노광에너지로 감광막을 1차 노광시키는 단계와, 마스크를 일정거리 쉬프트하여 1/2Eth 되는 노광에너지로 감광막을 2차 노광시키는 단계와, 노광된 감광막을 습식현상하여 한번 노광된 지역과 노광되지 않은 지역의 두께가 다른 감광막패턴을 형성하는 단계와, 전체 구조 상부에 절연층을 증착하고, 전면 식각공정으로 상기 감광막패턴의 측벽에 절연층 스페이서를 형성하는 단계와, 상기 절연층 스페이서를 마스크로 사용하여 노출되는 감광막패턴을 건식식각하고 계속하여 노출되는 하부층을 건식식각하여 하부층 패턴을 형성하는 단계를 포함하는 미세패턴 형성방법.
  2. 제1항에 있어서, 상기 1/2Eth 되는 노광에너지로 감광막을 노광시킨 다음, 현상공정을 진행할 경우 감광막의 1/2 두께가 남도록 하는 것을 특징으로 하는 미세패턴 형성방법.
  3. 제1항에 있어서, 상기 1차 노광공정과 2차 노광공정에서 공통으로 노광되는 지역은 완전히 감광막이 제거되고, 1차 또는 2차 노광에서 한번 노광되는 지역은 1/2 두께의 감광막이 남도록 감광막패턴이 형성되는 것을 특징으로 하는 미세패턴 형성방법.
  4. 제1항에 있어서, 상기 절연층 스페이서로 사용되는 물질은 실리콘-산화물계로 감광막과의 식각 선택비는 20 : 1 이상인 것을 특징으로 하는 미세패턴 형성방법.
  5. 제1항에 있어서, 상기 마스크를 일정거리 쉬프트하는 대신에 기판을 쉬프트시키는 것을 특징으로 하는 미세패턴 형성방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940016980A 1994-07-14 1994-07-14 미세패턴 형성방법 KR970007173B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019940016980A KR970007173B1 (ko) 1994-07-14 1994-07-14 미세패턴 형성방법
US08/501,605 US5593813A (en) 1994-07-14 1995-07-12 Method for forming submicroscopic patterns
GB9514186A GB2291266B (en) 1994-07-14 1995-07-12 Improvements in or relating to the formation of semiconductor devices
CN95107566A CN1075245C (zh) 1994-07-14 1995-07-14 形成超微细图案的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940016980A KR970007173B1 (ko) 1994-07-14 1994-07-14 미세패턴 형성방법

Publications (2)

Publication Number Publication Date
KR960005864A true KR960005864A (ko) 1996-02-23
KR970007173B1 KR970007173B1 (ko) 1997-05-03

Family

ID=19387985

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940016980A KR970007173B1 (ko) 1994-07-14 1994-07-14 미세패턴 형성방법

Country Status (4)

Country Link
US (1) US5593813A (ko)
KR (1) KR970007173B1 (ko)
CN (1) CN1075245C (ko)
GB (1) GB2291266B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100277490B1 (ko) * 1997-11-28 2001-01-15 전주범 반도체소자의미세패턴형성방법

Families Citing this family (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0154164B1 (ko) * 1994-07-11 1998-12-01 김주용 반도체소자의 제조방법
US5895740A (en) * 1996-11-13 1999-04-20 Vanguard International Semiconductor Corp. Method of forming contact holes of reduced dimensions by using in-situ formed polymeric sidewall spacers
US6022815A (en) * 1996-12-31 2000-02-08 Intel Corporation Method of fabricating next-to-minimum-size transistor gate using mask-edge gate definition technique
US5911850A (en) * 1997-06-20 1999-06-15 International Business Machines Corporation Separation of diced wafers
US5885749A (en) * 1997-06-20 1999-03-23 Clear Logic, Inc. Method of customizing integrated circuits by selective secondary deposition of layer interconnect material
US6117711A (en) * 1998-03-02 2000-09-12 Texas Instruments - Acer Incorporated Method of making single-electron-tunneling CMOS transistors
US6010934A (en) * 1998-03-02 2000-01-04 Texas Instruments - Acer Incorporated Method of making nanometer Si islands for single electron transistors
US5953577A (en) * 1998-09-29 1999-09-14 Clear Logic, Inc. Customization of integrated circuits
US6184116B1 (en) 2000-01-11 2001-02-06 Taiwan Semiconductor Manufacturing Company Method to fabricate the MOS gate
US6528238B1 (en) * 2000-09-22 2003-03-04 David Seniuk Methods for making patterns in radiation sensitive polymers
US7070908B2 (en) * 2003-04-14 2006-07-04 Agilent Technologies, Inc. Feature formation in thick-film inks
US7910288B2 (en) 2004-09-01 2011-03-22 Micron Technology, Inc. Mask material conversion
US7655387B2 (en) * 2004-09-02 2010-02-02 Micron Technology, Inc. Method to align mask patterns
US7611944B2 (en) 2005-03-28 2009-11-03 Micron Technology, Inc. Integrated circuit fabrication
US7429536B2 (en) 2005-05-23 2008-09-30 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7560390B2 (en) 2005-06-02 2009-07-14 Micron Technology, Inc. Multiple spacer steps for pitch multiplication
KR100674982B1 (ko) * 2005-07-06 2007-01-29 삼성전자주식회사 반도체 소자의 제조방법
US7816262B2 (en) * 2005-08-30 2010-10-19 Micron Technology, Inc. Method and algorithm for random half pitched interconnect layout with constant spacing
US7829262B2 (en) * 2005-08-31 2010-11-09 Micron Technology, Inc. Method of forming pitch multipled contacts
US7393789B2 (en) * 2005-09-01 2008-07-01 Micron Technology, Inc. Protective coating for planarization
US7572572B2 (en) 2005-09-01 2009-08-11 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7759197B2 (en) * 2005-09-01 2010-07-20 Micron Technology, Inc. Method of forming isolated features using pitch multiplication
US7776744B2 (en) * 2005-09-01 2010-08-17 Micron Technology, Inc. Pitch multiplication spacers and methods of forming the same
CN100453444C (zh) * 2005-12-14 2009-01-21 中国科学院微电子研究所 利用多层侧墙技术制备纳米压印模版的方法
US7842558B2 (en) 2006-03-02 2010-11-30 Micron Technology, Inc. Masking process for simultaneously patterning separate regions
US7902074B2 (en) 2006-04-07 2011-03-08 Micron Technology, Inc. Simplified pitch doubling process flow
US8003310B2 (en) * 2006-04-24 2011-08-23 Micron Technology, Inc. Masking techniques and templates for dense semiconductor fabrication
US7488685B2 (en) 2006-04-25 2009-02-10 Micron Technology, Inc. Process for improving critical dimension uniformity of integrated circuit arrays
KR100835486B1 (ko) * 2006-05-09 2008-06-04 주식회사 하이닉스반도체 반도체 소자의 미세패턴 형성방법
US7795149B2 (en) * 2006-06-01 2010-09-14 Micron Technology, Inc. Masking techniques and contact imprint reticles for dense semiconductor fabrication
US7723009B2 (en) 2006-06-02 2010-05-25 Micron Technology, Inc. Topography based patterning
US8852851B2 (en) 2006-07-10 2014-10-07 Micron Technology, Inc. Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same
US7611980B2 (en) 2006-08-30 2009-11-03 Micron Technology, Inc. Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
US7666578B2 (en) 2006-09-14 2010-02-23 Micron Technology, Inc. Efficient pitch multiplication process
US20080085471A1 (en) * 2006-10-10 2008-04-10 Anderson Brent A Photolithographic method using multiple photoexposure apparatus
KR100866723B1 (ko) * 2006-12-28 2008-11-05 주식회사 하이닉스반도체 반도체 소자 및 그의 미세 패턴 형성 방법
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US8563229B2 (en) * 2007-07-31 2013-10-22 Micron Technology, Inc. Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures
US7737039B2 (en) * 2007-11-01 2010-06-15 Micron Technology, Inc. Spacer process for on pitch contacts and related structures
US7659208B2 (en) * 2007-12-06 2010-02-09 Micron Technology, Inc Method for forming high density patterns
KR100896845B1 (ko) * 2007-12-18 2009-05-12 주식회사 동부하이텍 반도체 소자의 제조를 위한 포토레지스트 패턴 형성 방법
US7790531B2 (en) 2007-12-18 2010-09-07 Micron Technology, Inc. Methods for isolating portions of a loop of pitch-multiplied material and related structures
US8030218B2 (en) * 2008-03-21 2011-10-04 Micron Technology, Inc. Method for selectively modifying spacing between pitch multiplied structures
US7989307B2 (en) 2008-05-05 2011-08-02 Micron Technology, Inc. Methods of forming isolated active areas, trenches, and conductive lines in semiconductor structures and semiconductor structures including the same
US10151981B2 (en) * 2008-05-22 2018-12-11 Micron Technology, Inc. Methods of forming structures supported by semiconductor substrates
US8076208B2 (en) 2008-07-03 2011-12-13 Micron Technology, Inc. Method for forming transistor with high breakdown voltage using pitch multiplication technique
CN101728313B (zh) * 2008-10-22 2015-04-29 联华电子股份有限公司 形成双镶嵌结构的方法
US8492282B2 (en) 2008-11-24 2013-07-23 Micron Technology, Inc. Methods of forming a masking pattern for integrated circuits
US8796155B2 (en) * 2008-12-04 2014-08-05 Micron Technology, Inc. Methods of fabricating substrates
US8273634B2 (en) 2008-12-04 2012-09-25 Micron Technology, Inc. Methods of fabricating substrates
US8247302B2 (en) 2008-12-04 2012-08-21 Micron Technology, Inc. Methods of fabricating substrates
US8268543B2 (en) * 2009-03-23 2012-09-18 Micron Technology, Inc. Methods of forming patterns on substrates
US9330934B2 (en) * 2009-05-18 2016-05-03 Micron Technology, Inc. Methods of forming patterns on substrates
US20110129991A1 (en) * 2009-12-02 2011-06-02 Kyle Armstrong Methods Of Patterning Materials, And Methods Of Forming Memory Cells
US8455341B2 (en) 2010-09-02 2013-06-04 Micron Technology, Inc. Methods of forming features of integrated circuitry
US8575032B2 (en) 2011-05-05 2013-11-05 Micron Technology, Inc. Methods of forming a pattern on a substrate
US9177794B2 (en) 2012-01-13 2015-11-03 Micron Technology, Inc. Methods of patterning substrates
WO2013132739A1 (ja) * 2012-03-07 2013-09-12 株式会社カネカ 発光デバイスの製造方法および発光デバイス
US8629048B1 (en) 2012-07-06 2014-01-14 Micron Technology, Inc. Methods of forming a pattern on a substrate
CN102854756B (zh) * 2012-08-06 2014-10-22 京东方科技集团股份有限公司 曝光方法及曝光装置
CN103034049A (zh) * 2012-12-13 2013-04-10 京东方科技集团股份有限公司 金属线及阵列基板的制作方法
US8856695B1 (en) * 2013-03-14 2014-10-07 Samsung Electronics Co., Ltd. Method for generating post-OPC layout in consideration of top loss of etch mask layer
CN104166315B (zh) * 2014-08-14 2017-05-17 深圳市华星光电技术有限公司 曝光方法及曝光机
CN104267576B (zh) * 2014-10-13 2019-10-11 京东方科技集团股份有限公司 掩膜板、柱状隔垫物的制作方法和基板的制作方法
JP2016181628A (ja) * 2015-03-24 2016-10-13 キヤノン株式会社 半導体装置の製造方法
CN106019694A (zh) * 2016-08-02 2016-10-12 武汉华星光电技术有限公司 一种彩色滤光片、液晶面板、液晶显示器及形成方法
US10049877B1 (en) * 2017-05-25 2018-08-14 Nanya Technology Corporation Patterning method
CN108231796B (zh) * 2018-01-03 2021-01-22 京东方科技集团股份有限公司 阵列基板及其制作方法、显示装置
CN110780498A (zh) * 2019-11-06 2020-02-11 四川大学 一种基于微结构的LCoS微显示器芯片的制备方法
CN112882355B (zh) * 2021-03-09 2023-05-23 上海大溥实业有限公司 使光刻线条变窄的方法及光刻机

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4379833A (en) * 1981-12-31 1983-04-12 International Business Machines Corporation Self-aligned photoresist process
DE3337315A1 (de) * 1982-10-13 1984-04-19 Tokyo Ohka Kogyo Co., Ltd., Kawasaki, Kanagawa Zweifach-lichtempfindliche zusammensetzungen und verfahren zur erzeugung bildmustergemaesser photoresistschichten
KR910010043B1 (ko) * 1988-07-28 1991-12-10 한국전기통신공사 스페이서를 이용한 미세선폭 형성방법
KR930008139B1 (en) * 1990-08-30 1993-08-26 Samsung Electronics Co Ltd Method for preparation of pattern
US5407785A (en) * 1992-12-18 1995-04-18 Vlsi Technology, Inc. Method for generating dense lines on a semiconductor wafer using phase-shifting and multiple exposures

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100277490B1 (ko) * 1997-11-28 2001-01-15 전주범 반도체소자의미세패턴형성방법

Also Published As

Publication number Publication date
GB2291266B (en) 1998-04-01
CN1075245C (zh) 2001-11-21
GB9514186D0 (en) 1995-09-13
CN1118936A (zh) 1996-03-20
KR970007173B1 (ko) 1997-05-03
US5593813A (en) 1997-01-14
GB2291266A (en) 1996-01-17

Similar Documents

Publication Publication Date Title
KR960005864A (ko) 미세패턴 형성방법
KR0127662B1 (ko) 반도체 소자의 위상반전 마스크 제조방법
KR970018110A (ko) 반도체장치의 패턴 형성방법
KR980006032A (ko) 반도체 소자의 격리영역 형성방법
JPS6386550A (ja) 多層配線層の形成方法
KR950015577A (ko) 반도체소자의 제조방법
KR950025913A (ko) 반도체소자의 미세패턴 형성방법
KR960012332A (ko) 반도체 소자의 미세패턴 형성방법
KR980010603A (ko) 포토마스크 제조방법
KR970022517A (ko) 포토마스크 및 그 제조방법
KR940009769A (ko) 반도체 소자의 감광막 미세 패턴 형성방법
JPS6224941B2 (ko)
KR970003471A (ko) 반도체 소자의 콘택홀 형성방법
KR940002664A (ko) 감광막 패턴 형성방법
KR950001918A (ko) 질화막을 이용한 게이트패턴 형성방법
KR970016754A (ko) 반도체 장치용 마스크 제조방법
KR960039137A (ko) 반도체 소자의 미세패턴 제조방법
KR970048982A (ko) 위상 반전 셀 프로젝션 마스크
KR960002502A (ko) 리소그라피 공정방법
KR960002597A (ko) 미세패턴 형성방법
KR940007610A (ko) 산화 처리를 이용한 이중감광막 미세패턴 형성방법
KR950021059A (ko) 하프톤형 위상반전마스크 제조 하프톤형 위상반전마스크 제조방법 하프톤형 위상반전마스크 제조방법
KR970048946A (ko) 반도체 소자 제조용 위상 반전 마스크 및 그 제조 방법
KR940016689A (ko) 반도체 소자의 금속배선 평탄화 방법
KR960026296A (ko) 반도체소자의 미세패턴 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110726

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20120720

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee