KR930003303A - 플래스틱 핀 그리드 어레이 패키지 제조방법 - Google Patents
플래스틱 핀 그리드 어레이 패키지 제조방법 Download PDFInfo
- Publication number
- KR930003303A KR930003303A KR1019920012933A KR920012933A KR930003303A KR 930003303 A KR930003303 A KR 930003303A KR 1019920012933 A KR1019920012933 A KR 1019920012933A KR 920012933 A KR920012933 A KR 920012933A KR 930003303 A KR930003303 A KR 930003303A
- Authority
- KR
- South Korea
- Prior art keywords
- sheet
- electronic device
- cavity
- metal sheet
- conductor
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims 3
- 239000011248 coating agent Substances 0.000 claims description 3
- 238000000576 coating method Methods 0.000 claims description 3
- 230000014759 maintenance of location Effects 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims 12
- 229910052751 metal Inorganic materials 0.000 claims 12
- 238000000034 method Methods 0.000 claims 12
- 239000004020 conductor Substances 0.000 claims 10
- 229920000642 polymer Polymers 0.000 claims 3
- 229920005613 synthetic organic polymer Polymers 0.000 claims 3
- 238000005476 soldering Methods 0.000 claims 2
- 229920001059 synthetic polymer Polymers 0.000 claims 2
- 238000005253 cladding Methods 0.000 claims 1
- 238000009713 electroplating Methods 0.000 claims 1
- 229910052737 gold Inorganic materials 0.000 claims 1
- 238000005304 joining Methods 0.000 claims 1
- 238000001465 metallisation Methods 0.000 claims 1
- 229910052759 nickel Inorganic materials 0.000 claims 1
- 239000006223 plastic coating Substances 0.000 claims 1
- 238000007747 plating Methods 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Dispersion Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 열 싱크 수단을 갖는 플래스틱 핀 그리드 어레이 집적 회로 칩 캐리어 패키지를 도시하는 사시도,
제2도는 제1도의 패키지의 개략 단면도,
제3도는 적층 단계 이전의 열 싱크 부품을 포함하는 상기 패키지 본체의 예비 조립체의 부품을 도시하는 분해 단면도,
제4도는 본체로 적층된후의 예비 조립체 부품의 단면도,
제5도는 도금 관통 구멍(PTHs)이 제공된 제4도의 본체의 단면도,
제6도는 칩을 조립한후, 핀과 피복제 유지 댐을 본체로 조립하기 이전의 IC칩에 대한 오목 공동이 제공된 제5도의 본체를 도시한 도면,
제7도는 핀이 제2도의 그것과는 반대로 하향 돌출되는 제2도의 패키지의 변형예의 개략 도시도,
제8도는 두 와이어 접합 체결 수단을 도시하는 제2도 패키지의 변형예를 도시하는 개략도.
Claims (12)
- 상면과 하면을 가지며 상면의 중앙에는 오목 공통이 형성되는 편평한 본체 부재와, 상기 공동 내부에 둘러싸이는 전자 소자와, 이 전자 소자로부터 열을 제거하기 위한 금속재 열 싱크 수단 및 상기 오목 주위에 배치되고 그 일부는 전자 소자상의 패드에 전기 접속되는 다수의 단자 핀을 구비하는 플래스틱 핀 그리드 어레이 패키지 제조 방법으로서, 1)편평한 본체로 적층될 다수의 공통 공간 시트를, C단계 합성 유기 중합체 재질의 상부 및 하부 시트와, 상기 상부 및 하부 시트 사이에 위치하고 이들보다 열전도율이 높으며 단자핀이 전기적 접촉 없이 통과할 필요가 있는 위치에 높으며 단자핀이 전기적 접촉없이 통과할 필요가 있는 위치에 여유 구멍을 갖는 금속재 시트 및 상기 금속재 시트와 상부 및 하부 시트 사이에 각각 위치하는 B단계 합성 유지 중합체 시트를 포함하는 적층 예비 조립체로 조립하는 단계와, 2)상기 적층 예비 조립체에 열과 압력을 가하여 이압력이 B단계 합성 유기중합체를 금속재 시트내의 여유 구멍 내부로 중합체의 플러그 형태로 밀어넣어 적층 본체를 형성하는 단계와, 3)적층 본체의 상면과 하면 사이에서 연장되며 일부는 금속재 시트와 전기 접촉하고 일부는 전기 접촉없이 금속재 시트내의 플러그를 관통하는 다수의 도금 관통 구멍을 상기 본체에 형성하는 단계와, 4)본체의 상면 및 하면에 컨덕터를 형성하는 단계와, 5)본체의 상면에 오목 공동을 형성하여 금속재 시트의 표면을 상기 공동내에서 노출시켜 오목 공동의 기초부로 작용하도록 하는 단계와, 6)마스크를 통해 상기 공동의 노출된 금속재 기초부와 전도체의 공동 인접부를 Ni과 Au로 연이어 전기 도금하는 단계와, 7)상기 도금관통 구멍에 단지 핀을 삽입하여 납땜 고정하는 단계와, 8)전자 소자의 하면을 오목 공동내의 노출된 금속 표면에 접합 고정시키는 단계와, 9)전자 소자의 상면상의 패드를 선정된 도금관통 구멍과 오목 공동의 에지 사이에서 연장되는 본체 상면상의 컨덕터에 전기 접속시키는 단계 및, 10)상기 전자 소자와 전기 전도체의 상기 전자 소자상의 패드와 연결되는 부분을 합성 유기중합체로 피복하는 단계를 포함하는 것을 특징으로 하는 플래스틱 핀 그리드어레이 패키지 제조방법.
- 제1항에 있어서, 상기 접합 시트의 두께는 금속재 시트를 상부 및 하부 플래스틱 층의 내면상의 컨덕터로부터 전기 절연시키고 금속재 시트내의 여유 구멍을 충진시키기에 충분한 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 구성 시트를 예비조립체로 조립하기 이전에 금속층의 상기 선정된 위치에는 여유 구멍이 제공되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 도금 관통 구멍중 금속재 시트와 전기 접촉하는 구멍내의 일부 단자핀은 금속재 시트로부터의 열 제거를 증대시키는데 사용되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 상기 단자 핀은 납땜에 의해 도금 관통 구멍에 고정되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 상부 및 하부 플래스틱 층의 내면상의 금속화 컨덕터가 접합층에 의해 열 싱크 수단으로부터 전기 절연되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 본체 윗면의 컨덕터 패턴은 각각의 단지 핀으로부터 오목 공동으로 연장되는 일련의 이격된 컨덕터를 포함하는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 전자소자와, 소자상의 패드를 본체 상면의 컨덕터와 연결하는 와이어 및 컨덕터의 오목 공동과 인접한 부분은 플래스틱 피복제로 피복되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제8항에 있어서, 상기 피복제는 본체 상면에 피복제 유지 댐내에 유지되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제8항에 있어서, 전자 소자를 오목 공동내에 설치하기 이전에 피복재 유지 댐이 본체에 설치되는 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 상기 전자 소자는 집적 회로 반도체 칩인 것을 특징으로 하는 플래스틱 핀 그리드 어레이 패키지 제조방법.
- 제1항에 있어서, 두 체결 와이어 접합 설비를 형성할수 있도록 부가의 C단계 합성 유지 중합체 시트와 B단계 합성 중합체 시트가 상부의 C단계 합성 중합체상에 설치되는 것을 특징으로 하는 핀 그리드 어레이 패키지 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/733,542 US5102829A (en) | 1991-07-22 | 1991-07-22 | Plastic pin grid array package |
US733,542 | 1991-07-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930003303A true KR930003303A (ko) | 1993-02-24 |
KR960003766B1 KR960003766B1 (ko) | 1996-03-22 |
Family
ID=24948051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920012933A KR960003766B1 (ko) | 1991-07-22 | 1992-07-21 | 플래스틱 핀 그리드 어레이 패키지 제조 방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5102829A (ko) |
EP (1) | EP0524761A1 (ko) |
JP (1) | JPH07283338A (ko) |
KR (1) | KR960003766B1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100233862B1 (ko) * | 1997-02-14 | 1999-12-01 | 마이클 디. 오브라이언 | 반도체 패키지 |
Families Citing this family (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0504411B1 (en) * | 1990-09-19 | 1998-06-17 | Fujitsu Limited | Semiconductor device having many lead pins |
US5214000A (en) * | 1991-12-19 | 1993-05-25 | Raychem Corporation | Thermal transfer posts for high density multichip substrates and formation method |
US5479319A (en) * | 1992-12-30 | 1995-12-26 | Interconnect Systems, Inc. | Multi-level assemblies for interconnecting integrated circuits |
US5481436A (en) * | 1992-12-30 | 1996-01-02 | Interconnect Systems, Inc. | Multi-level assemblies and methods for interconnecting integrated circuits |
US5302853A (en) * | 1993-01-25 | 1994-04-12 | The Whitaker Corporation | Land grid array package |
US5441918A (en) * | 1993-01-29 | 1995-08-15 | Lsi Logic Corporation | Method of making integrated circuit die package |
US5306670A (en) * | 1993-02-09 | 1994-04-26 | Texas Instruments Incorporated | Multi-chip integrated circuit module and method for fabrication thereof |
US6262477B1 (en) | 1993-03-19 | 2001-07-17 | Advanced Interconnect Technologies | Ball grid array electronic package |
JPH06275677A (ja) * | 1993-03-23 | 1994-09-30 | Shinko Electric Ind Co Ltd | 半導体装置用パッケージおよび半導体装置 |
US5482898A (en) * | 1993-04-12 | 1996-01-09 | Amkor Electronics, Inc. | Method for forming a semiconductor device having a thermal dissipator and electromagnetic shielding |
EP0620594A3 (en) * | 1993-04-13 | 1995-01-18 | Shinko Electric Ind Co | Semiconductor device having connection pins. |
US5357672A (en) * | 1993-08-13 | 1994-10-25 | Lsi Logic Corporation | Method and system for fabricating IC packages from laminated boards and heat spreader |
JPH07169872A (ja) * | 1993-12-13 | 1995-07-04 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US5991156A (en) * | 1993-12-20 | 1999-11-23 | Stmicroelectronics, Inc. | Ball grid array integrated circuit package with high thermal conductivity |
TW272311B (ko) * | 1994-01-12 | 1996-03-11 | At & T Corp | |
JPH07335783A (ja) * | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | 半導体装置及び半導体装置ユニット |
US5741729A (en) * | 1994-07-11 | 1998-04-21 | Sun Microsystems, Inc. | Ball grid array package for an integrated circuit |
US5625166A (en) * | 1994-11-01 | 1997-04-29 | Intel Corporation | Structure of a thermally and electrically enhanced plastic pin grid array (PPGA) package for high performance devices with wire bond interconnect |
US5541450A (en) * | 1994-11-02 | 1996-07-30 | Motorola, Inc. | Low-profile ball-grid array semiconductor package |
US5567984A (en) * | 1994-12-08 | 1996-10-22 | International Business Machines Corporation | Process for fabricating an electronic circuit package |
AT401704B (de) * | 1995-01-11 | 1996-11-25 | Mikroelektronik Ges Mit Beschr | Trägerplatte für integrierte schaltkreise |
US5798909A (en) * | 1995-02-15 | 1998-08-25 | International Business Machines Corporation | Single-tiered organic chip carriers for wire bond-type chips |
US5597643A (en) * | 1995-03-13 | 1997-01-28 | Hestia Technologies, Inc. | Multi-tier laminate substrate with internal heat spreader |
US5620928A (en) * | 1995-05-11 | 1997-04-15 | National Semiconductor Corporation | Ultra thin ball grid array using a flex tape or printed wiring board substrate and method |
US5841190A (en) * | 1995-05-19 | 1998-11-24 | Ibiden Co., Ltd. | High density multi-layered printed wiring board, multi-chip carrier and semiconductor package |
US5652463A (en) * | 1995-05-26 | 1997-07-29 | Hestia Technologies, Inc. | Transfer modlded electronic package having a passage means |
ZA964464B (en) * | 1995-06-01 | 1996-12-11 | Siemens Ag | Base board for an integrated electrical circuit module |
JPH0917919A (ja) * | 1995-06-29 | 1997-01-17 | Fujitsu Ltd | 半導体装置 |
US5672546A (en) * | 1995-12-04 | 1997-09-30 | General Electric Company | Semiconductor interconnect method and structure for high temperature applications |
US5805427A (en) * | 1996-02-14 | 1998-09-08 | Olin Corporation | Ball grid array electronic package standoff design |
DE19614706C2 (de) * | 1996-04-13 | 1998-02-26 | Telefunken Microelectron | Verfahren zur Herstellung von elektrisch leitenden Durchführungen in metallisierten Kunststoffgehäusen |
US5719444A (en) * | 1996-04-26 | 1998-02-17 | Tilton; Charles L. | Packaging and cooling system for power semi-conductor |
US5784260A (en) * | 1996-05-29 | 1998-07-21 | International Business Machines Corporation | Structure for constraining the flow of encapsulant applied to an I/C chip on a substrate |
KR100218319B1 (ko) * | 1996-10-04 | 1999-09-01 | 구본준 | 반도체 패키지 및 그의 소켓 |
US6150193A (en) * | 1996-10-31 | 2000-11-21 | Amkor Technology, Inc. | RF shielded device |
US6962829B2 (en) * | 1996-10-31 | 2005-11-08 | Amkor Technology, Inc. | Method of making near chip size integrated circuit package |
US5981314A (en) * | 1996-10-31 | 1999-11-09 | Amkor Technology, Inc. | Near chip size integrated circuit package |
US6281579B1 (en) * | 1997-02-14 | 2001-08-28 | International Rectifier Corporation | Insert-molded leadframe to optimize interface between powertrain and driver board |
US6229203B1 (en) * | 1997-03-12 | 2001-05-08 | General Electric Company | Semiconductor interconnect structure for high temperature applications |
US5953594A (en) * | 1997-03-20 | 1999-09-14 | International Business Machines Corporation | Method of making a circuitized substrate for chip carrier structure |
US5952716A (en) * | 1997-04-16 | 1999-09-14 | International Business Machines Corporation | Pin attach structure for an electronic package |
US6034429A (en) * | 1997-04-18 | 2000-03-07 | Amkor Technology, Inc. | Integrated circuit package |
US6117705A (en) | 1997-04-18 | 2000-09-12 | Amkor Technology, Inc. | Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate |
US5834839A (en) * | 1997-05-22 | 1998-11-10 | Lsi Logic Corporation | Preserving clearance between encapsulant and PCB for cavity-down single-tier package assembly |
US5962810A (en) * | 1997-09-09 | 1999-10-05 | Amkor Technology, Inc. | Integrated circuit package employing a transparent encapsulant |
DE19806550B4 (de) * | 1998-02-17 | 2004-07-22 | Epcos Ag | Elektronisches Bauelement, insbesondere mit akustischen Oberflächenwellen arbeitendes Bauelement - OFW-Bauelement |
US6110650A (en) | 1998-03-17 | 2000-08-29 | International Business Machines Corporation | Method of making a circuitized substrate |
TW392325B (en) * | 1998-05-01 | 2000-06-01 | United Microelectronics Corp | Structure of metallization and process thereof |
JP2000150730A (ja) * | 1998-11-17 | 2000-05-30 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US6207354B1 (en) | 1999-04-07 | 2001-03-27 | International Business Machines Coporation | Method of making an organic chip carrier package |
WO2001004650A1 (en) * | 1999-07-12 | 2001-01-18 | Pjc Technologies, Inc. | Test probe head having encapsulated rigid pins |
US6448106B1 (en) * | 1999-11-09 | 2002-09-10 | Fujitsu Limited | Modules with pins and methods for making modules with pins |
US7085146B2 (en) * | 1999-12-20 | 2006-08-01 | Synqor, Inc. | Flanged terminal pins for DC/DC converters |
US6896526B2 (en) * | 1999-12-20 | 2005-05-24 | Synqor, Inc. | Flanged terminal pins for DC/DC converters |
JP2003518743A (ja) * | 1999-12-21 | 2003-06-10 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 信頼性のあるフリップチップ接続のためのはんだによる有機パッケージ |
US6229207B1 (en) | 2000-01-13 | 2001-05-08 | Advanced Micro Devices, Inc. | Organic pin grid array flip chip carrier package |
JP3634735B2 (ja) * | 2000-10-05 | 2005-03-30 | 三洋電機株式会社 | 半導体装置および半導体モジュール |
US6803650B2 (en) * | 2001-02-23 | 2004-10-12 | Silicon Bandwidth Inc. | Semiconductor die package having mesh power and ground planes |
US8455994B2 (en) * | 2002-01-31 | 2013-06-04 | Imbera Electronics Oy | Electronic module with feed through conductor between wiring patterns |
FI119215B (fi) * | 2002-01-31 | 2008-08-29 | Imbera Electronics Oy | Menetelmä komponentin upottamiseksi alustaan ja elektroniikkamoduuli |
US6701614B2 (en) * | 2002-02-15 | 2004-03-09 | Advanced Semiconductor Engineering Inc. | Method for making a build-up package of a semiconductor |
KR100457380B1 (ko) | 2002-05-06 | 2004-11-16 | 삼성전기주식회사 | 광마우스용 칩 온 보드 리드 패키지 및 그에 사용되는렌즈커버 |
US6987031B2 (en) * | 2002-08-27 | 2006-01-17 | Micron Technology, Inc. | Multiple chip semiconductor package and method of fabricating same |
US6791845B2 (en) * | 2002-09-26 | 2004-09-14 | Fci Americas Technology, Inc. | Surface mounted electrical components |
US6861743B2 (en) * | 2002-09-30 | 2005-03-01 | Sun Microsystems, Inc. | Integrated circuit carrier socket |
US6809261B1 (en) * | 2003-06-23 | 2004-10-26 | Agilent Technologies, Inc. | Physically compact device package |
FI20031341A (fi) * | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
US7422447B2 (en) * | 2004-08-19 | 2008-09-09 | Fci Americas Technology, Inc. | Electrical connector with stepped housing |
US7083425B2 (en) | 2004-08-27 | 2006-08-01 | Micron Technology, Inc. | Slanted vias for electrical circuits on circuit boards and other substrates |
US7795134B2 (en) * | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7863187B2 (en) * | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7262134B2 (en) * | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US20070045120A1 (en) * | 2005-09-01 | 2007-03-01 | Micron Technology, Inc. | Methods and apparatus for filling features in microfeature workpieces |
DE102006037538B4 (de) * | 2006-08-10 | 2016-03-10 | Infineon Technologies Ag | Elektronisches Bauteil, elektronischer Bauteilstapel und Verfahren zu deren Herstellung sowie Verwendung einer Kügelchenplatziermaschine zur Durchführung eines Verfahrens zum Herstellen eines elektronischen Bauteils bzw. Bauteilstapels |
US7902643B2 (en) * | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
WO2008148036A1 (en) * | 2007-05-25 | 2008-12-04 | Molex Incorporated | Heat sink for a heat generator and a power source |
SG149710A1 (en) * | 2007-07-12 | 2009-02-27 | Micron Technology Inc | Interconnects for packaged semiconductor devices and methods for manufacturing such devices |
JP5081578B2 (ja) * | 2007-10-25 | 2012-11-28 | ローム株式会社 | 樹脂封止型半導体装置 |
KR100924547B1 (ko) | 2007-11-09 | 2009-11-02 | 주식회사 하이닉스반도체 | 반도체 패키지 모듈 |
US7884015B2 (en) * | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US20090284932A1 (en) * | 2008-03-25 | 2009-11-19 | Bridge Semiconductor Corporation | Thermally Enhanced Package with Embedded Metal Slug and Patterned Circuitry |
US20100052005A1 (en) * | 2008-03-25 | 2010-03-04 | Lin Charles W C | Semiconductor chip assembly with post/base heat spreader and conductive trace |
US8232576B1 (en) | 2008-03-25 | 2012-07-31 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and ceramic block in post |
US8269336B2 (en) * | 2008-03-25 | 2012-09-18 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and signal post |
US8354688B2 (en) | 2008-03-25 | 2013-01-15 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base/ledge heat spreader, dual adhesives and cavity in bump |
US20110278638A1 (en) | 2008-03-25 | 2011-11-17 | Lin Charles W C | Semiconductor chip assembly with post/dielectric/post heat spreader |
US8329510B2 (en) * | 2008-03-25 | 2012-12-11 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a post/base heat spreader with an ESD protection layer |
US8415703B2 (en) * | 2008-03-25 | 2013-04-09 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/flange heat spreader and cavity in flange |
US8525214B2 (en) | 2008-03-25 | 2013-09-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader with thermal via |
US20100181594A1 (en) * | 2008-03-25 | 2010-07-22 | Lin Charles W C | Semiconductor chip assembly with post/base heat spreader and cavity over post |
US9018667B2 (en) * | 2008-03-25 | 2015-04-28 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and dual adhesives |
US8203167B2 (en) * | 2008-03-25 | 2012-06-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and adhesive between base and terminal |
US8288792B2 (en) * | 2008-03-25 | 2012-10-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/post heat spreader |
US7948076B2 (en) * | 2008-03-25 | 2011-05-24 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and vertical signal routing |
US8531024B2 (en) * | 2008-03-25 | 2013-09-10 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and multilevel conductive trace |
US20100072511A1 (en) * | 2008-03-25 | 2010-03-25 | Lin Charles W C | Semiconductor chip assembly with copper/aluminum post/base heat spreader |
US8193556B2 (en) * | 2008-03-25 | 2012-06-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and cavity in post |
US8148747B2 (en) * | 2008-03-25 | 2012-04-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/cap heat spreader |
US8310043B2 (en) * | 2008-03-25 | 2012-11-13 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader with ESD protection layer |
US8378372B2 (en) * | 2008-03-25 | 2013-02-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and horizontal signal routing |
US8324723B2 (en) * | 2008-03-25 | 2012-12-04 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and dual-angle cavity in bump |
US8067784B2 (en) * | 2008-03-25 | 2011-11-29 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and substrate |
US8314438B2 (en) * | 2008-03-25 | 2012-11-20 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and cavity in bump |
US20110156090A1 (en) * | 2008-03-25 | 2011-06-30 | Lin Charles W C | Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts |
US20110163348A1 (en) * | 2008-03-25 | 2011-07-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and inverted cavity in bump |
US8212279B2 (en) * | 2008-03-25 | 2012-07-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader, signal post and cavity |
US8129742B2 (en) * | 2008-03-25 | 2012-03-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and plated through-hole |
US8207553B2 (en) * | 2008-03-25 | 2012-06-26 | Bridge Semiconductor Corporation | Semiconductor chip assembly with base heat spreader and cavity in base |
JP5155890B2 (ja) * | 2008-06-12 | 2013-03-06 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP2010074072A (ja) | 2008-09-22 | 2010-04-02 | Nec Corp | 半導体装置および半導体装置の製造方法 |
US8054629B2 (en) * | 2008-09-30 | 2011-11-08 | Intel Corporation | Microfins for cooling an ultramobile device |
US8405115B2 (en) * | 2009-01-28 | 2013-03-26 | Maxim Integrated Products, Inc. | Light sensor using wafer-level packaging |
US8324653B1 (en) | 2009-08-06 | 2012-12-04 | Bridge Semiconductor Corporation | Semiconductor chip assembly with ceramic/metal substrate |
US20110147069A1 (en) * | 2009-12-18 | 2011-06-23 | International Business Machines Corporation | Multi-tiered Circuit Board and Method of Manufacture |
US9136236B2 (en) | 2012-09-28 | 2015-09-15 | Intel Corporation | Localized high density substrate routing |
US8912670B2 (en) * | 2012-09-28 | 2014-12-16 | Intel Corporation | Bumpless build-up layer package including an integrated heat spreader |
US9190380B2 (en) | 2012-12-06 | 2015-11-17 | Intel Corporation | High density substrate routing in BBUL package |
US9349703B2 (en) | 2013-09-25 | 2016-05-24 | Intel Corporation | Method for making high density substrate interconnect using inkjet printing |
US9159690B2 (en) | 2013-09-25 | 2015-10-13 | Intel Corporation | Tall solders for through-mold interconnect |
CN103531549A (zh) * | 2013-10-24 | 2014-01-22 | 桂林微网半导体有限责任公司 | 半导体芯片封装结构和封装方法 |
KR20150074421A (ko) * | 2013-12-24 | 2015-07-02 | 엘지이노텍 주식회사 | 인쇄회로기판 및 이를 포함하는 발광 장치 |
USD903610S1 (en) | 2019-08-28 | 2020-12-01 | Carbice Corporation | Flexible heat sink |
US20210063099A1 (en) | 2019-08-28 | 2021-03-04 | Carbice Corporation | Flexible and conformable polymer-based heat sinks and methods of making and using thereof |
USD906269S1 (en) | 2019-08-28 | 2020-12-29 | Carbice Corporation | Flexible heat sink |
USD904322S1 (en) | 2019-08-28 | 2020-12-08 | Carbice Corporation | Flexible heat sink |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5637720A (en) * | 1979-09-05 | 1981-04-11 | Nippon Gakki Seizo Kk | Channel divider |
JPS57141934A (en) * | 1981-02-27 | 1982-09-02 | Hitachi Ltd | Semiconductor device |
US4620215A (en) * | 1982-04-16 | 1986-10-28 | Amdahl Corporation | Integrated circuit packaging systems with double surface heat dissipation |
US4680617A (en) * | 1984-05-23 | 1987-07-14 | Ross Milton I | Encapsulated electronic circuit device, and method and apparatus for making same |
US4618739A (en) * | 1985-05-20 | 1986-10-21 | General Electric Company | Plastic chip carrier package |
US4835598A (en) * | 1985-06-13 | 1989-05-30 | Matsushita Electric Works, Ltd. | Wiring board |
JPS62244139A (ja) * | 1986-04-17 | 1987-10-24 | Citizen Watch Co Ltd | 樹脂封止型ピングリツドアレイ及びその製造方法 |
US4688152A (en) * | 1986-08-11 | 1987-08-18 | National Semiconductor Corporation | Molded pin grid array package GPT |
US4888247A (en) * | 1986-08-27 | 1989-12-19 | General Electric Company | Low-thermal-expansion, heat conducting laminates having layers of metal and reinforced polymer matrix composite |
JPH0777247B2 (ja) * | 1986-09-17 | 1995-08-16 | 富士通株式会社 | 半導体装置の製造方法 |
US4791075A (en) * | 1987-10-05 | 1988-12-13 | Motorola, Inc. | Process for making a hermetic low cost pin grid array package |
US4916522A (en) * | 1988-04-21 | 1990-04-10 | American Telephone And Telegraph Company , At & T Bell Laboratories | Integrated circuit package using plastic encapsulant |
JPH02143433A (ja) * | 1988-11-25 | 1990-06-01 | Hitachi Ltd | 半導体素子のダイボンディング方法 |
US5103292A (en) * | 1989-11-29 | 1992-04-07 | Olin Corporation | Metal pin grid array package |
-
1991
- 1991-07-22 US US07/733,542 patent/US5102829A/en not_active Expired - Lifetime
-
1992
- 1992-06-10 JP JP4174996A patent/JPH07283338A/ja active Pending
- 1992-07-14 EP EP92306433A patent/EP0524761A1/en not_active Withdrawn
- 1992-07-21 KR KR1019920012933A patent/KR960003766B1/ko active IP Right Grant
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100233862B1 (ko) * | 1997-02-14 | 1999-12-01 | 마이클 디. 오브라이언 | 반도체 패키지 |
Also Published As
Publication number | Publication date |
---|---|
US5102829A (en) | 1992-04-07 |
JPH07283338A (ja) | 1995-10-27 |
EP0524761A1 (en) | 1993-01-27 |
KR960003766B1 (ko) | 1996-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930003303A (ko) | 플래스틱 핀 그리드 어레이 패키지 제조방법 | |
KR100252731B1 (ko) | 반도체 디바이스 및 반도체 디바이스용 패키지 | |
US6841882B2 (en) | Elastomer interposer for grid array packages and method of manufacturing the same | |
US6900535B2 (en) | BGA/LGA with built in heat slug/spreader | |
KR970008356B1 (ko) | 반도체장치 | |
CN100521199C (zh) | 散热电子装置及其形成方法 | |
KR950001181B1 (ko) | 칩 지지체 장치 | |
KR940002993A (ko) | 열전도체를 구비한 패드 어레이 반도체 소자 및 그 제조방법 | |
KR960035835A (ko) | 반도체장치와 그 제조방법 | |
US10681801B2 (en) | Mounting assembly with a heatsink | |
US5896271A (en) | Integrated circuit with a chip on dot and a heat sink | |
KR950015727A (ko) | 반도체 장치 및 그 제조방법 | |
KR970058407A (ko) | 표면 실장형 반도체 패키지와 그 제조방법 | |
KR970030723A (ko) | 하부에 히트 싱크가 부착된 솔더 볼 어레이 패키지 | |
KR950021447A (ko) | 반도체 장치 및 그 제조방법 | |
KR950034711A (ko) | 패드 격자 배열 패키지와 플라스틱 적층판 및 그 제조 방법 | |
KR930001361A (ko) | 플립 칩 실장 및 결선 패키지 및 그 방법 | |
KR970703617A (ko) | 전도선을 가진 리드프레임 리드를 포함한 고밀도 집적회로 조립체(a high density integrated circuit assembly combining leadframe leads with conductive traces) | |
JP2014086721A (ja) | 電子部品が実装された基板構造及びその製造方法 | |
JP3549316B2 (ja) | 配線基板 | |
KR960035997A (ko) | 반도체 패키지 및 그 제조방법 | |
US20050205988A1 (en) | Die package with higher useable die contact pad area | |
KR101814843B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
JPS60254646A (ja) | 半導体装置 | |
JP2734625B2 (ja) | 多層配線基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
NORF | Unpaid initial registration fee |