KR920018642A - 표시 구동 제어용 집적회로 및 표시 시스템 - Google Patents
표시 구동 제어용 집적회로 및 표시 시스템 Download PDFInfo
- Publication number
- KR920018642A KR920018642A KR1019920005190A KR920005190A KR920018642A KR 920018642 A KR920018642 A KR 920018642A KR 1019920005190 A KR1019920005190 A KR 1019920005190A KR 920005190 A KR920005190 A KR 920005190A KR 920018642 A KR920018642 A KR 920018642A
- Authority
- KR
- South Korea
- Prior art keywords
- display
- data
- bit
- logic
- drive control
- Prior art date
Links
- 230000000295 complement effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3622—Control of matrices with row and column drivers using a passive matrix
- G09G3/3644—Control of matrices with row and column drivers using a passive matrix with the matrix divided into sections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
- G09G2310/0221—Addressing of scan or signal lines with use of split matrices
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0492—Change of orientation of the displayed image, e.g. upside-down, mirrored
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/18—Use of a frame buffer in a display terminal, inclusive of the display panel
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명에 따른 표시 구동 제어용 집적회로 주요부의 구성을 도시한 블럭도,
제 2 도는 제 1 도의 표시 구동 제어용 집적회로를 이용한 표시 시스템의 블럭도,
제 3 도는 제 1 도의 표시 구동 제어용 집적회로에서 출력되는 데이터의 배열상태를 도시한 도면,
제 4 도는 제 1 도의 표시 구동 제어용 집적회로 내의 데이터 배열방향 선택회로의 상세한 구성을 도시한 회로도.
Claims (5)
- 표시기에 공급하는 데이터를 기억하는 표시용 메모리(11), 상기 표시용 메모리에 기억된 n비트를 1단위로 하는 표시용 데이터를 전송하는 n비트 구성의 버스라인(BUS0-BUS7), 및 상기 버스 라인에 접속되어 상기 버스라인상의 표시용 데이터의 비트 배열상태를 본래의 상태로 상기 표시용 메모리에 출력시키거나 또는 본래의 배열상태와 역의 배열상태로 상기 표시용 메모리로 출력시키는 데이터 배열방향 선택회로(13)를 포함하는 것을 특징으로 하는 표시 구동제어용 집적회로.
- 제 1항에 있어서, 상기 데이터 배열방향 선택회로가, 제1논리게이트(31), 제2논리게이트(32) 및 이들 2개의 논리게이트의 출력을 받는 논리합 게이트(33)으로 각각 구성된 n개의 데이터 선택회로(300-307)를 포함하고, 상기 n개의 데이터 선택회로 내의 각 제1논리게이트의 각 다른쪽 입력단에는 상기 n비트의표시용 데이터를 최상위 비트측에서 순차로 1비트씩 공급하고, 상기 n개의 데이터 선택회로 내의 각 제2논리 게이트의 각 한쪽입력단에는 상기 선택신호의 반전신호를 병렬로 공급하며, 제2논리 게이트의 각 다른쪽 입력단에는 상기 n비트의 표시용 데이터를 최하위 비트측에서부터 순차로 1비트식 공급하는 것을 특징으로 하는 표시 구동제어용 집적회로.
- 복수의 표시 화소를 갖고, 이들 복수의 표시 화소가 복수의 영역으로 분할된 표시기(20), 및 상기 표시기의 복수의 각 영역에 대응하여 설치된 복수의 표시 구동제어용 집적회로(21,22,23 및 24)를 포함하고, 상기 복수의 각 표시 구동 제어용 집적회로가, 상기 표시기로 공급하는 데이터를 기억하는 표시용 메모리(11), 상기 표시용 메모리에 기억되는 n비트를 1단위로 하는 표시용 데이터를 전송하는 n비트 구성의 내부 버스 라인(BUS0-BUS7), 및 상기 내부 버스 라인에 접속되어 상기 내부 버스 라인상의 표시용 데이터의 비트 배열상태를 본래의 상태로 상기 표시용 메모리로 출력시키거나 또는 본래의 배열상태와 역의 비트 배열상태로 상기 표시용 메모리로 출력시키는 데이터 배열방향 선택회로(13)을 포함하는 것을 특징으로 하는 표시 시스템.
- 제 3항에 있어서, 상기 데이터 배열방향 선택회로가, 제1논리게이트(31), 제2논리게이트(32) 및 이들 2개의 논리게이트의 출력을 받는 논리합 게이트(33)으로 각 구성된 n개의 데이터 선택회로(300-307)을 포함하고, 상기 n개의 데이터 선택회로 각 1논리게이트의 각 한쪽 입력단에는 선택정보를 병렬로 공급하며, 각 제1논리게이트의 각 다른쪽 입력단에는 상기 n비트의 표시용 데이터를 최상위 비트측부터 순차로 1비트씩 공급하고, 상기 n개의 데이터 선택회로 내의 각 제2논리게이트의 각 한쪽 입력단에는 선택정보와 상보인 레벨정보를 병렬로 공급하며, 각 제2논리게이트의 각 다른쪽 입력단에는 상기 n비트의 표시용 데이터를 최하위 비트측부터 순차로 1비트씩 공급하는 것을 특징으로 하는 표시 시스템.
- 제 4항에 있어서, 상기 복수의 각 표시 구동 제어용 집적회로에 상기 선택정보를 기억하는 레지스터가 설치되어 있는 것을 특징으로 하는 표시 시스템.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP91-191011 | 1991-03-30 | ||
JP3091011A JP2554785B2 (ja) | 1991-03-30 | 1991-03-30 | 表示駆動制御用集積回路及び表示システム |
JP91-091011 | 1991-03-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920018642A true KR920018642A (ko) | 1992-10-22 |
KR950010752B1 KR950010752B1 (ko) | 1995-09-22 |
Family
ID=14014597
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920005190A KR950010752B1 (ko) | 1991-03-30 | 1992-03-28 | 표시 구동 제어용 집적회로 및 표시 시스템 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5523773A (ko) |
JP (1) | JP2554785B2 (ko) |
KR (1) | KR950010752B1 (ko) |
GB (1) | GB2255668B (ko) |
HK (1) | HK1001480A1 (ko) |
TW (1) | TW199209B (ko) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5632010A (en) * | 1992-12-22 | 1997-05-20 | Electronic Retailing Systems, Inc. | Technique for communicating with electronic labels in an electronic price display system |
CN1044292C (zh) * | 1993-05-13 | 1999-07-21 | 卡西欧计算机公司 | 显示器驱动设备 |
JPH06324644A (ja) * | 1993-05-13 | 1994-11-25 | Casio Comput Co Ltd | 表示装置 |
TW247359B (en) | 1993-08-30 | 1995-05-11 | Hitachi Seisakusyo Kk | Liquid crystal display and liquid crystal driver |
JPH07129122A (ja) * | 1993-10-28 | 1995-05-19 | Sharp Corp | 表示駆動装置およびそのデータ伝送方法 |
JPH08106272A (ja) * | 1994-10-03 | 1996-04-23 | Semiconductor Energy Lab Co Ltd | 表示装置駆動回路 |
JP3098930B2 (ja) * | 1995-04-14 | 2000-10-16 | シャープ株式会社 | 表示装置 |
US6169530B1 (en) * | 1995-04-20 | 2001-01-02 | Canon Kabushiki Kaisha | Display apparatus and assembly of its driving circuit |
US6683594B1 (en) | 1995-04-20 | 2004-01-27 | Canon Kabushiki Kaisha | Display apparatus and assembly of its driving circuit |
US6078318A (en) * | 1995-04-27 | 2000-06-20 | Canon Kabushiki Kaisha | Data transfer method, display driving circuit using the method, and image display apparatus |
US6281891B1 (en) | 1995-06-02 | 2001-08-28 | Xerox Corporation | Display with array and multiplexer on substrate and with attached digital-to-analog converter integrated circuit having many outputs |
JPH09146499A (ja) * | 1995-11-22 | 1997-06-06 | Toshiba Corp | 情報機器 |
US5945974A (en) * | 1996-05-15 | 1999-08-31 | Cirrus Logic, Inc. | Display controller with integrated half frame buffer and systems and methods using the same |
KR100251550B1 (ko) * | 1997-12-17 | 2000-04-15 | 구자홍 | 고해상도 액정표시구동장치 |
US6789146B1 (en) * | 1998-02-12 | 2004-09-07 | Micron Technology, Inc. | Socket for receiving a single-chip video controller and circuit board containing the same |
JP2002189452A (ja) * | 2000-12-19 | 2002-07-05 | Seiko Epson Corp | 半導体集積回路 |
US7116296B2 (en) * | 2003-01-07 | 2006-10-03 | Tpo Displays Corp. | Layout method for improving image quality |
US7190337B2 (en) * | 2003-07-02 | 2007-03-13 | Kent Displays Incorporated | Multi-configuration display driver |
TWI274316B (en) * | 2003-12-15 | 2007-02-21 | Tpo Displays Corp | Display circuitry of display panel |
US8305328B2 (en) * | 2009-07-24 | 2012-11-06 | Himax Technologies Limited | Multimode source driver and display device having the same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4266225A (en) * | 1978-12-05 | 1981-05-05 | Burnett Bradley W | Display panel interface circuit |
JPS5848105B2 (ja) * | 1979-04-27 | 1983-10-26 | 株式会社東芝 | 表示装置 |
JPS56143051A (en) * | 1980-04-07 | 1981-11-07 | Nec Corp | Data shift circuit |
US4393379A (en) * | 1980-12-31 | 1983-07-12 | Berting John P | Non-multiplexed LCD drive circuit |
JPS5843494A (ja) * | 1981-09-09 | 1983-03-14 | シャープ株式会社 | 液晶表示装置の駆動装置 |
JPS58142438A (ja) * | 1982-02-19 | 1983-08-24 | Hitachi Ltd | デ−タシフト装置 |
US4740786A (en) * | 1985-01-18 | 1988-04-26 | Apple Computer, Inc. | Apparatus for driving liquid crystal display |
JPH0685108B2 (ja) * | 1985-08-29 | 1994-10-26 | キヤノン株式会社 | マトリクス表示パネル |
GB8612930D0 (en) * | 1986-05-28 | 1986-07-02 | Int Computers Ltd | Video display system |
JPS6398729A (ja) * | 1986-10-15 | 1988-04-30 | Fujitsu Ltd | バレルシフタ |
JPS63193184A (ja) * | 1987-02-06 | 1988-08-10 | 株式会社日立製作所 | マトリクス表示装置 |
US4983958A (en) * | 1988-01-29 | 1991-01-08 | Intel Corporation | Vector selectable coordinate-addressable DRAM array |
US5023438A (en) * | 1988-11-26 | 1991-06-11 | Nitto Kohki Co., Ltd. | Portable data input apparatus with different display modes |
JPH02309396A (ja) * | 1989-05-25 | 1990-12-25 | Nec Corp | 表示メモリ装置 |
JPH0748303B2 (ja) * | 1989-06-26 | 1995-05-24 | 株式会社東芝 | ワード長変換回路 |
-
1991
- 1991-03-30 JP JP3091011A patent/JP2554785B2/ja not_active Expired - Lifetime
-
1992
- 1992-03-25 GB GB9206597A patent/GB2255668B/en not_active Expired - Fee Related
- 1992-03-28 KR KR1019920005190A patent/KR950010752B1/ko not_active IP Right Cessation
- 1992-09-30 TW TW081107778A patent/TW199209B/zh active
-
1995
- 1995-02-27 US US08/395,202 patent/US5523773A/en not_active Expired - Lifetime
-
1998
- 1998-01-20 HK HK98100453A patent/HK1001480A1/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
GB2255668A (en) | 1992-11-11 |
TW199209B (ko) | 1993-02-01 |
HK1001480A1 (en) | 1998-06-19 |
GB2255668B (en) | 1995-03-29 |
GB9206597D0 (en) | 1992-05-06 |
US5523773A (en) | 1996-06-04 |
JP2554785B2 (ja) | 1996-11-13 |
KR950010752B1 (ko) | 1995-09-22 |
JPH04303233A (ja) | 1992-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920018642A (ko) | 표시 구동 제어용 집적회로 및 표시 시스템 | |
KR970060485A (ko) | 입출력 장치 | |
KR890012323A (ko) | 에러정정회로를 갖는 반도체 메모리 | |
KR850008017A (ko) | Cmos 입출력회로 | |
GB2268297A (en) | Content addressable memory. | |
KR900008516A (ko) | 버퍼 기억장치 | |
KR960700476A (ko) | 프레임 버퍼용 출력 스위칭 회로의 구조(architecture of output switching circuitry for frame buffer) | |
KR900008303B1 (ko) | 기억회로 | |
KR101075546B1 (ko) | 디스플레이 디바이스의 구동 회로 | |
TW362208B (en) | Display driver | |
KR960015230A (ko) | 반도체 기억 장치 | |
US6868475B2 (en) | Content addressable memory having data width extension capability | |
KR900019036A (ko) | 반도체기억장치 | |
US3969717A (en) | Digital circuit to eliminate display flicker | |
KR970016535A (ko) | 어드레스 디코더 | |
KR940009964B1 (ko) | 다이나믹 배럴 시프터 | |
KR920020501A (ko) | 반도체 기억 장치 | |
KR930022370A (ko) | 반도체 메모리 장치 | |
KR960008323B1 (ko) | 병렬 데이타 포트 선택 장치 | |
KR880008545A (ko) | 디코딩회로 | |
US5499383A (en) | DMA control device controlling sequential storage of data | |
KR970051151A (ko) | 외부 데이타의 입력없이 라이트 동작을 수행하는 기능을 갖는 반도체 기억 장치 | |
US4755968A (en) | Buffer memory device controlled by a least recently used method | |
KR940002924A (ko) | 반도체 기억장치 | |
US5394364A (en) | High-speed memory readout circuit using a single set of data buffers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20070828 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |