KR920010344B1 - 반도체 메모리 어레이의 구성방법 - Google Patents

반도체 메모리 어레이의 구성방법 Download PDF

Info

Publication number
KR920010344B1
KR920010344B1 KR1019890020108A KR890020108A KR920010344B1 KR 920010344 B1 KR920010344 B1 KR 920010344B1 KR 1019890020108 A KR1019890020108 A KR 1019890020108A KR 890020108 A KR890020108 A KR 890020108A KR 920010344 B1 KR920010344 B1 KR 920010344B1
Authority
KR
South Korea
Prior art keywords
word line
memory array
word lines
word
semiconductor memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019890020108A
Other languages
English (en)
Korean (ko)
Other versions
KR910013266A (ko
Inventor
서동일
조수인
민동선
김영래
Original Assignee
삼성전자주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사, 김광호 filed Critical 삼성전자주식회사
Priority to KR1019890020108A priority Critical patent/KR920010344B1/ko
Priority to JP2069926A priority patent/JPH0792998B2/ja
Priority to DE4009836A priority patent/DE4009836C2/de
Priority to GB9006756A priority patent/GB2239558B/en
Priority to FR9004026A priority patent/FR2656725B1/fr
Priority to US07/501,758 priority patent/US5097441A/en
Priority to IT48185A priority patent/IT1241520B/it
Priority to CN90106625A priority patent/CN1021996C/zh
Publication of KR910013266A publication Critical patent/KR910013266A/ko
Application granted granted Critical
Publication of KR920010344B1 publication Critical patent/KR920010344B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/14—Word line organisation; Word line lay-out
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5225—Shielding layers formed together with wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
KR1019890020108A 1989-12-29 1989-12-29 반도체 메모리 어레이의 구성방법 Expired KR920010344B1 (ko)

Priority Applications (8)

Application Number Priority Date Filing Date Title
KR1019890020108A KR920010344B1 (ko) 1989-12-29 1989-12-29 반도체 메모리 어레이의 구성방법
JP2069926A JPH0792998B2 (ja) 1989-12-29 1990-03-22 半導体メモリアレイ
GB9006756A GB2239558B (en) 1989-12-29 1990-03-27 Semiconductor memory device
DE4009836A DE4009836C2 (de) 1989-12-29 1990-03-27 Halbleiterspeichervorrichtung mit vermindertem Wortleitungskopplungsrauschen
FR9004026A FR2656725B1 (enExample) 1989-12-29 1990-03-29
US07/501,758 US5097441A (en) 1989-12-29 1990-03-30 Interdigitated and twisted word line structure for semiconductor memories
IT48185A IT1241520B (it) 1989-12-29 1990-07-31 "dispositivo di memoria a semiconduttori".
CN90106625A CN1021996C (zh) 1989-12-29 1990-07-31 半导体存储设备

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020108A KR920010344B1 (ko) 1989-12-29 1989-12-29 반도체 메모리 어레이의 구성방법

Publications (2)

Publication Number Publication Date
KR910013266A KR910013266A (ko) 1991-08-08
KR920010344B1 true KR920010344B1 (ko) 1992-11-27

Family

ID=19294149

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020108A Expired KR920010344B1 (ko) 1989-12-29 1989-12-29 반도체 메모리 어레이의 구성방법

Country Status (8)

Country Link
US (1) US5097441A (enExample)
JP (1) JPH0792998B2 (enExample)
KR (1) KR920010344B1 (enExample)
CN (1) CN1021996C (enExample)
DE (1) DE4009836C2 (enExample)
FR (1) FR2656725B1 (enExample)
GB (1) GB2239558B (enExample)
IT (1) IT1241520B (enExample)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713864B2 (ja) * 1989-09-27 1995-02-15 東芝マイクロエレクトロニクス株式会社 半導体記憶装置
GB2246001B (en) * 1990-04-11 1994-06-15 Digital Equipment Corp Array architecture for high speed cache memory
JPH04271086A (ja) * 1991-02-27 1992-09-28 Nec Corp 半導体集積回路
KR940008722B1 (ko) * 1991-12-04 1994-09-26 삼성전자 주식회사 반도체 메모리 장치의 워드라인 드라이버 배열방법
DE69526006T2 (de) * 1994-08-15 2003-01-02 International Business Machines Corp., Armonk Anordnung mit einem einzigen Verdrillungsgebiet und Verfahren für gepaarte linienförmige Leiter in integrierten Schaltungen
KR0172376B1 (ko) * 1995-12-06 1999-03-30 김광호 서브워드라인 드라이버 구조를 가지는 반도체 메모리장치
US5793383A (en) * 1996-05-31 1998-08-11 Townsend And Townsend And Crew Llp Shared bootstrap circuit
US6034879A (en) * 1998-02-19 2000-03-07 University Of Pittsburgh Twisted line techniques for multi-gigabit dynamic random access memories
JP2000340766A (ja) * 1999-05-31 2000-12-08 Fujitsu Ltd 半導体記憶装置
US7259464B1 (en) 2000-05-09 2007-08-21 Micron Technology, Inc. Vertical twist scheme for high-density DRAMs
CA2342496A1 (en) 2001-03-30 2002-09-30 Atmos Corporation Twisted wordline straps
US6567329B2 (en) * 2001-08-28 2003-05-20 Intel Corporation Multiple word-line accessing and accessor
KR100541818B1 (ko) * 2003-12-18 2006-01-10 삼성전자주식회사 반도체 메모리 장치의 라인 배치구조
JP4564299B2 (ja) * 2004-07-28 2010-10-20 株式会社東芝 半導体集積回路装置
KR100825525B1 (ko) * 2004-07-28 2008-04-25 가부시끼가이샤 도시바 반도체 집적 회로 장치
US7110319B2 (en) * 2004-08-27 2006-09-19 Micron Technology, Inc. Memory devices having reduced coupling noise between wordlines
JP4058045B2 (ja) * 2005-01-05 2008-03-05 株式会社東芝 半導体記憶装置
US20090154215A1 (en) * 2007-12-14 2009-06-18 Spansion Llc Reducing noise and disturbance between memory storage elements using angled wordlines
JP5612803B2 (ja) * 2007-12-25 2014-10-22 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体記憶装置
US7830221B2 (en) * 2008-01-25 2010-11-09 Micron Technology, Inc. Coupling cancellation scheme
WO2017200883A1 (en) 2016-05-17 2017-11-23 Silicon Storage Technology, Inc. Deep learning neural network classifier using non-volatile memory array
CN106097960B (zh) * 2016-06-16 2018-09-14 武汉华星光电技术有限公司 一种双边驱动装置及平板显示器
CN107622779B (zh) * 2017-10-30 2024-03-26 长鑫存储技术有限公司 一种存储阵列块及半导体存储器
US10748630B2 (en) 2017-11-29 2020-08-18 Silicon Storage Technology, Inc. High precision and highly efficient tuning mechanisms and algorithms for analog neuromorphic memory in artificial neural networks
US10699779B2 (en) 2017-11-29 2020-06-30 Silicon Storage Technology, Inc. Neural network classifier using array of two-gate non-volatile memory cells
US11087207B2 (en) 2018-03-14 2021-08-10 Silicon Storage Technology, Inc. Decoders for analog neural memory in deep learning artificial neural network
US10803943B2 (en) 2017-11-29 2020-10-13 Silicon Storage Technology, Inc. Neural network classifier using array of four-gate non-volatile memory cells
US10438636B2 (en) * 2017-12-07 2019-10-08 Advanced Micro Devices, Inc. Capacitive structure for memory write assist
US11409352B2 (en) 2019-01-18 2022-08-09 Silicon Storage Technology, Inc. Power management for an analog neural memory in a deep learning artificial neural network
US11893478B2 (en) 2019-01-18 2024-02-06 Silicon Storage Technology, Inc. Programmable output blocks for analog neural memory in a deep learning artificial neural network
US11023559B2 (en) 2019-01-25 2021-06-01 Microsemi Soc Corp. Apparatus and method for combining analog neural net with FPGA routing in a monolithic integrated circuit
US11270771B2 (en) 2019-01-29 2022-03-08 Silicon Storage Technology, Inc. Neural network classifier using array of stacked gate non-volatile memory cells
US11423979B2 (en) 2019-04-29 2022-08-23 Silicon Storage Technology, Inc. Decoding system and physical layout for analog neural memory in deep learning artificial neural network

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57208691A (en) * 1981-06-15 1982-12-21 Mitsubishi Electric Corp Semiconductor memory
JPS6059677B2 (ja) * 1981-08-19 1985-12-26 富士通株式会社 半導体記憶装置
JPS59124092A (ja) * 1982-12-29 1984-07-18 Fujitsu Ltd メモリ装置
US4729119A (en) * 1984-05-21 1988-03-01 General Computer Corporation Apparatus and methods for processing data through a random access memory system
US4733374A (en) * 1985-03-30 1988-03-22 Kabushiki Kaisha Toshiba Dynamic semiconductor memory device
CA1305255C (en) * 1986-08-25 1992-07-14 Joseph Lebowitz Marching interconnecting lines in semiconductor integrated circuits
JPS63153792A (ja) * 1986-12-17 1988-06-27 Sharp Corp 半導体メモリ装置
JPS63255898A (ja) * 1987-04-14 1988-10-24 Mitsubishi Electric Corp 半導体記憶装置
JPH06105550B2 (ja) * 1987-07-08 1994-12-21 三菱電機株式会社 半導体記憶装置
JP2547615B2 (ja) * 1988-06-16 1996-10-23 三菱電機株式会社 読出専用半導体記憶装置および半導体記憶装置
JPH0713858B2 (ja) * 1988-08-30 1995-02-15 三菱電機株式会社 半導体記憶装置
JPH0713864B2 (ja) * 1989-09-27 1995-02-15 東芝マイクロエレクトロニクス株式会社 半導体記憶装置

Also Published As

Publication number Publication date
JPH03203085A (ja) 1991-09-04
DE4009836A1 (de) 1991-07-11
JPH0792998B2 (ja) 1995-10-09
CN1052966A (zh) 1991-07-10
KR910013266A (ko) 1991-08-08
IT1241520B (it) 1994-01-17
GB2239558B (en) 1993-08-18
US5097441A (en) 1992-03-17
GB2239558A (en) 1991-07-03
CN1021996C (zh) 1993-09-01
FR2656725B1 (enExample) 1994-11-04
IT9048185A0 (it) 1990-07-31
DE4009836C2 (de) 1994-01-27
FR2656725A1 (enExample) 1991-07-05
GB9006756D0 (en) 1990-05-23
IT9048185A1 (it) 1992-01-31

Similar Documents

Publication Publication Date Title
KR920010344B1 (ko) 반도체 메모리 어레이의 구성방법
EP0169332B1 (en) High density one device memory
US6535451B2 (en) Semiconductor memory
US6034879A (en) Twisted line techniques for multi-gigabit dynamic random access memories
KR930001737B1 (ko) 반도체 메모리 어레이의 워드라인 배열방법
US4827449A (en) Semiconductor device
JPH02154391A (ja) 半導体記憶装置
EP0037233A2 (en) A semiconductor memory device
US10121531B2 (en) Semiconductor memory
USRE36236E (en) Semiconductor memory device
US5680364A (en) Integrated circuit memory device having equally spaced apart cell arrays
US7570504B2 (en) Device and method to reduce wordline RC time constant in semiconductor memory devices
US20050013156A1 (en) Semiconductor integrated circuit device having ferroelectric capacitor
US5420816A (en) Semiconductor memory apparatus with configured word lines to reduce noise
JP2009038306A (ja) 半導体記憶装置
JP4398551B2 (ja) 半導体装置
JPH02154462A (ja) 半導体記憶装置
US6111773A (en) Memory circuit having improved sense-amplifier block and method for forming same
US5644527A (en) Semiconductor memory device
KR930001739B1 (ko) 반도체메모리 어레이의 워드라인구조
KR0163549B1 (ko) 서브 워드 라인 구조의 반도체 메모리 장치
JPS61123092A (ja) 半導体記憶装置
KR970009394B1 (ko) 반도체 기억장치
KR100204537B1 (ko) 서브 워드라인과 스트랩 구조를 갖는 반도체 메모리 장치
JPH06314493A (ja) スタティクランダムアクセスメモリ

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19891229

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19891229

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19921030

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19930218

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19930226

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19930226

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19950830

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19961030

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19970828

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19981023

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19991014

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20001013

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20011008

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20021007

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20031008

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20040331

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20051007

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20061030

Start annual number: 15

End annual number: 15

PR1001 Payment of annual fee

Payment date: 20071101

Start annual number: 16

End annual number: 16

PR1001 Payment of annual fee

Payment date: 20081103

Start annual number: 17

End annual number: 17

FPAY Annual fee payment

Payment date: 20091113

Year of fee payment: 18

PR1001 Payment of annual fee

Payment date: 20091113

Start annual number: 18

End annual number: 18

EXPY Expiration of term
PC1801 Expiration of term