KR920005289A - 플립 칩 반도체 장치 - Google Patents

플립 칩 반도체 장치 Download PDF

Info

Publication number
KR920005289A
KR920005289A KR1019910013369A KR910013369A KR920005289A KR 920005289 A KR920005289 A KR 920005289A KR 1019910013369 A KR1019910013369 A KR 1019910013369A KR 910013369 A KR910013369 A KR 910013369A KR 920005289 A KR920005289 A KR 920005289A
Authority
KR
South Korea
Prior art keywords
semiconductor device
active surface
silicone elastomer
electrically insulating
conductive silicone
Prior art date
Application number
KR1019910013369A
Other languages
English (en)
Other versions
KR100216100B1 (ko
Inventor
가즈미 나까요시
가쯔또시 미네
Original Assignee
원본미기재
도레이 다우코닝 실리콘 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본미기재, 도레이 다우코닝 실리콘 가부시끼가이샤 filed Critical 원본미기재
Publication of KR920005289A publication Critical patent/KR920005289A/ko
Application granted granted Critical
Publication of KR100216100B1 publication Critical patent/KR100216100B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/5328Conductive materials containing conductive organic materials or pastes, e.g. conductive adhesives, inks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

내용 없음

Description

플립 칩 반도체 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 플립 칩(LSI 칩)반도체 장치의 한 실시예의 단면도.

Claims (4)

  1. 활성 표면과 상기 활성 표면상에 위치하는 다수의 전기 단자 패드를 구비하는 플립칩형 반도체 소자와, 상기 반도체 소자의 단자 패드에 대응하는 다수의 전기 단자 패드를 포함하고 있는 베이스 플레이트를 구비하는 반도체 장치로서, 상기 반도체 소자의 전기 단자 패드는 25℃에서 100kgf/㎤정도의 장력 Young의 계수값을 나타내는 도전성 실리콘 탄성 중합체에 의해 상기 베이스 플레이트상의 대응단자 패드에 연결되며, 상기 활성 표면은 상기 활성 표면과 상기 베이스 플레이트간의 공간을 점유하는 전기적 절연 탄성중합체 밀봉재로 코팅되는 반도체 장치.
  2. 제1항에 있어서, 상기 전기적 절연 탄성 중합 밀봉제가 실리콘 밀봉제인 반도체 장치.
  3. 제2항에 있어서, 도전성 실리콘 탄성중합체 및 전기 절연성 탄성중합적인 밀봉제가 하이드로실리레이션 반응에 의해 경화하는 반도체 장치.
  4. 제3항에 있어서, 상기 전기 도전성 실리콘 탄성 중합체는 도전성 충전재로서 미세하게 분쇄된 은을 포함하는 반도체 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임
KR1019910013369A 1990-08-02 1991-08-02 플립 칩 반도체 장치 KR100216100B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP20560690A JP2843658B2 (ja) 1990-08-02 1990-08-02 フリップチップ型半導体装置
JP90-205606 1990-08-02

Publications (2)

Publication Number Publication Date
KR920005289A true KR920005289A (ko) 1992-03-28
KR100216100B1 KR100216100B1 (ko) 1999-08-16

Family

ID=16509652

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910013369A KR100216100B1 (ko) 1990-08-02 1991-08-02 플립 칩 반도체 장치

Country Status (5)

Country Link
EP (1) EP0469614B1 (ko)
JP (1) JP2843658B2 (ko)
KR (1) KR100216100B1 (ko)
DE (1) DE69109014T2 (ko)
TW (1) TW216468B (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5249101A (en) * 1992-07-06 1993-09-28 International Business Machines Corporation Chip carrier with protective coating for circuitized surface
EP0588609B1 (en) * 1992-09-15 1997-07-23 Texas Instruments Incorporated Ball contact for flip-chip devices
US5635762A (en) * 1993-05-18 1997-06-03 U.S. Philips Corporation Flip chip semiconductor device with dual purpose metallized ground conductor
DE69426347T2 (de) * 1993-09-29 2001-05-17 Matsushita Electric Ind Co Ltd Verfahren zum Montieren einer Halbleiteranordnung auf einer Schaltungsplatte und eine Schaltungsplatte mit einer Halbleiteranordnung darauf
DE4334715B4 (de) * 1993-10-12 2007-04-19 Robert Bosch Gmbh Verfahren zur Montage von mit elektrischen Anschlüssen versehenen Bauteilen
US5659952A (en) * 1994-09-20 1997-08-26 Tessera, Inc. Method of fabricating compliant interface for semiconductor chip
US6635514B1 (en) 1996-12-12 2003-10-21 Tessera, Inc. Compliant package with conductive elastomeric posts
JP3223246B2 (ja) * 1997-07-25 2001-10-29 東レ・ダウコーニング・シリコーン株式会社 半導体装置
US6621173B1 (en) 1998-07-23 2003-09-16 Dow Corning Toray Silicone Co., Ltd. Semiconductor device having an adhesive and a sealant
JP6518451B2 (ja) * 2015-02-02 2019-05-22 株式会社フジクラ 伸縮性回路基板
JP6623978B2 (ja) * 2016-08-26 2019-12-25 株式会社村田製作所 電子部品の接合構造および電子部品接合体の製造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2618254B1 (fr) * 1987-07-16 1990-01-05 Thomson Semiconducteurs Procede et structure de prise de contact sur des plots de circuit integre.
US4917466A (en) * 1987-08-13 1990-04-17 Shin-Etsu Polymer Co., Ltd. Method for electrically connecting IC chips, a resinous bump-forming composition used therein and a liquid-crystal display unit electrically connected thereby
JPH0817189B2 (ja) * 1989-01-13 1996-02-21 三菱電機株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JPH0491448A (ja) 1992-03-24
JP2843658B2 (ja) 1999-01-06
TW216468B (ko) 1993-11-21
EP0469614A1 (en) 1992-02-05
DE69109014D1 (de) 1995-05-24
DE69109014T2 (de) 1995-09-21
EP0469614B1 (en) 1995-04-19
KR100216100B1 (ko) 1999-08-16

Similar Documents

Publication Publication Date Title
KR920006746A (ko) 반도체용량식 가속도계
KR880001180A (ko) 인쇄회로장치
HK1073389A1 (en) Semiconductor device and method of manufacturing the same
KR960012561A (ko) 압접형 반도체 장치
KR960026505A (ko) 반도체 장치 및 그 제조방법
KR920005289A (ko) 플립 칩 반도체 장치
GB2035701B (en) Flat package for integrated circuit devices
KR950007059A (ko) 집적 회로
KR840006561A (ko) 반도체장치 및 그 조립방법
KR960012396A (ko) 필름 캐리어 반도체 장치
KR840008222A (ko) 연결패드에서 기저의 실리콘으로 직접 연결된 고전력 금속산화물 반도체 전계효과 트랜지스터
KR970067728A (ko) 반도체 장치
EP0755075A3 (en) A tape carrier package
KR910007129A (ko) 입력보호회로를 구비한 반도체장치
KR950034714A (ko) 소 켓
KR910007094A (ko) 수지밀봉형 반도체장치
KR890005859A (ko) 집적회로 칩 조립품
UST955008I4 (en) Flip chip structure including a silicon semiconductor element bonded to an Si3 N4 base substrate
KR920003503A (ko) 반도체 디바이스
KR920015525A (ko) 반도체장치
KR850002676A (ko) 집적회로 칩팩키지
KR960002775A (ko) 수지-봉합(resin-sealed) 반도체 소자
JPS5987828A (ja) 半導体装置
SE9604676L (sv) Anslutning av flip-chip typ med elastiska kontakter
JPS634652A (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110421

Year of fee payment: 13

EXPY Expiration of term