KR890018026A - Ic유니트 및 그 접합방법 - Google Patents

Ic유니트 및 그 접합방법 Download PDF

Info

Publication number
KR890018026A
KR890018026A KR1019890004294A KR890004294A KR890018026A KR 890018026 A KR890018026 A KR 890018026A KR 1019890004294 A KR1019890004294 A KR 1019890004294A KR 890004294 A KR890004294 A KR 890004294A KR 890018026 A KR890018026 A KR 890018026A
Authority
KR
South Korea
Prior art keywords
lead
forming
finger
carrier tape
bonding
Prior art date
Application number
KR1019890004294A
Other languages
English (en)
Other versions
KR910008628B1 (ko
Inventor
히사시 마사끼
Original Assignee
가시오 가즈오
가시오 게이상기 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가시오 가즈오, 가시오 게이상기 가부시끼 가이샤 filed Critical 가시오 가즈오
Publication of KR890018026A publication Critical patent/KR890018026A/ko
Application granted granted Critical
Publication of KR910008628B1 publication Critical patent/KR910008628B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0393—Flexible materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0355—Metal foils
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1545—Continuous processing, i.e. involving rolls moving a band-like or solid carrier along a continuous production path
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • H05K3/064—Photoresists
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
    • H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4092—Integral conductive tabs, i.e. conductive parts partly detached from the substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Nonlinear Science (AREA)
  • Ceramic Engineering (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

내용 없음

Description

IC유니트 및 그 접합방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
도면은 각각 이 발명의 실시예를 나타낸 것인데, 제 1 도는 IC 유니트와 LCD의 접속구조를 나타내는 사시도. 제 2 도는 제 1 도의 요부확대단면도.

Claims (4)

  1. 복수의 IC 데바이스 구멍 및 트투 홀이 형성된 절연성의 수지시트와, 상기 각 IC 데바이스 구명에 대향해서 배치된 복수의 IC데바이스와, 상기 수지시트의 1면에 고착되고, 사이 어느 것의 IC 데바이스 구멍에 돌출되는 1단을 가지며 또한 상기 1단이 상기 IC 데바이스 구멍에 대응해서 배치된 상기 IC 데바이스에 접합된, 금속박으로서 되는 다수의 핑거리드와, 상기 수지시트의 타먼에 고착되고 상기 트루홀을 통해서 각각 다른 IC 데바이스에 접합된 상기 핑거리드를 상호로 접속하는, 금속박으로서 되는 복수의 접속 리드를 구비해서 되는 IC 유니트.
  2. 캐리어 테이프에 다수의 IC 데바이스 구멍을 형성하는 공정과, 상기 케리어 테이프의 적어도 1면에 제 1 의 금속박을 피착하는 리미네이트공정과, 상기 금속박을 에칭해서 상기 어느것의 IC 데바이스 구멍에 돌출하는 1단을 가지는 복수의 핑거리드와, 상기 핑거리드의 몇개인가를 인접하는 IC 메바이스 구멍에 1단이 돌출된 몇개인가의 핑거리드에 접속하는 접속 리드를 형성하는 리드형성공정과, 각 IC 데바이스 구멍에 IC 데바이스를 각각 배치하고 상기 핑거리드의 1단을 상기 IC 데바이스의 전국에 본딩하는 인너리드본딩공정과, 상기 IC 데바이스 접합 공정에서 상기 캐리어 테이프에 담지된 상기 IC 데바이스를, 인접하는 IC 데바이스와 1조로 해서 캐리어 테이프에서 절단하고, 1매의 지지테이프에, 상기 지지테이프위에 형성된 상기 핑거리드를 통해서 복수개의 상기 IC 데바이스가 담지된 IC 유니트를 형성하는 절단공정과, 상기 IC 유니트를 기판위에 배치하고, 상기 각 핑거리드를 기판위에 형성된 각 접속단자에 접속하는 아웃리드 본딩 공정을 포함하는 것을 특징으로 하는 IC 유니트의 본딩 방법.
  3. 제 2 항 기재의 상기 리드형성공정은, 상기 캐리어 테이프의 표면에 상기 핑거리드를 형성하는 공정과, 상기 캐리어 테이프의 이면에 상기 접속리드를 형성하는 공정과 상기 캐리어 테이프에 투루 홀을 형성해서 상기 핑거리드와 상기 접속 리드를 접속하는 공정을 포함하는 것을 특징으로 하는 IC 유니트의 본딩 방법.
  4. 제 2 항 기재의 상기 접속 리드를 형성하는 공정은, 상기 캐리어 테이프의 타면에 제 2 의 금속박을 피착하는 공정과, 상기 제 2 의 금속박을 에칭하는 공정을 포함하는 것을 특징으로 하는 IC 유니트의 본딩 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890004294A 1988-05-16 1989-03-31 Ic 유니트 및 그 접합방법 KR910008628B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP88-117004 1988-05-16
JP63117004A JPH0793485B2 (ja) 1988-05-16 1988-05-16 Ｉｃユニットの接続方法

Publications (2)

Publication Number Publication Date
KR890018026A true KR890018026A (ko) 1989-12-18
KR910008628B1 KR910008628B1 (ko) 1991-10-19

Family

ID=14701082

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890004294A KR910008628B1 (ko) 1988-05-16 1989-03-31 Ic 유니트 및 그 접합방법

Country Status (3)

Country Link
US (1) US4927491A (ko)
JP (1) JPH0793485B2 (ko)
KR (1) KR910008628B1 (ko)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4981817A (en) * 1988-12-29 1991-01-01 International Business Machines Corporation Tab method for implementing dynamic chip burn-in
JP2660934B2 (ja) * 1989-10-30 1997-10-08 三井金属鉱業株式会社 接続機能を有するテープキャリヤ
US5152054A (en) * 1990-05-25 1992-10-06 Seiko Epson Corporation Method of making film carrier structure for integrated circuit tape automated bonding
US5113580A (en) * 1990-11-19 1992-05-19 Schroeder Jon M Automated chip to board process
US5234536A (en) * 1991-04-26 1993-08-10 Olin Corporation Process for the manufacture of an interconnect circuit
US5133118A (en) * 1991-08-06 1992-07-28 Sheldahl, Inc. Surface mounted components on flex circuits
US5216277A (en) * 1991-10-31 1993-06-01 National Semiconductor Corporation Lead frames with location eye point markings
TW232065B (ko) * 1992-04-16 1994-10-11 Sharp Kk
JPH0715122A (ja) * 1993-06-23 1995-01-17 Matsushita Electric Ind Co Ltd 接合用フィルム構体および電子部品実装方法
US5490639A (en) * 1993-12-22 1996-02-13 National Semiconductor Corporation Multi-rail tension equalizer
US5646068A (en) * 1995-02-03 1997-07-08 Texas Instruments Incorporated Solder bump transfer for microelectronics packaging and assembly
CN1272837C (zh) * 1996-10-17 2006-08-30 精工爱普生株式会社 半导体器件和电路基板
KR100449593B1 (ko) * 1997-10-27 2004-11-16 삼성전자주식회사 테이프캐리어패키지 구조
CN100366132C (zh) * 2000-02-28 2008-01-30 Stsatl公司 在用于容纳电子元件的基片中形成开孔的方法
US7132841B1 (en) 2000-06-06 2006-11-07 International Business Machines Corporation Carrier for test, burn-in, and first level packaging
US8398869B2 (en) * 2008-11-25 2013-03-19 Sikorsky Aircraft Corporation Transfer film and method for fabricating a circuit
US9981457B2 (en) * 2013-09-18 2018-05-29 Semiconductor Emergy Laboratory Co., Ltd. Manufacturing apparatus of stack

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3480836A (en) * 1966-08-11 1969-11-25 Ibm Component mounted in a printed circuit
US3823467A (en) * 1972-07-07 1974-07-16 Westinghouse Electric Corp Solid-state circuit module
US4118858A (en) * 1976-04-19 1978-10-10 Texas Instruments Incorporated Method of making an electronic calculator
JPS5332382A (en) * 1976-09-03 1978-03-27 Suwa Seikosha Kk Flexible printed substrate structure for electronic wrist watch

Also Published As

Publication number Publication date
JPH01287988A (ja) 1989-11-20
JPH0793485B2 (ja) 1995-10-09
US4927491A (en) 1990-05-22
KR910008628B1 (ko) 1991-10-19

Similar Documents

Publication Publication Date Title
KR890018026A (ko) Ic유니트 및 그 접합방법
US3971127A (en) Method of fabricating a printed wiring board assembly
JP3147666B2 (ja) 積層電子部品およびその製造方法
US4072816A (en) Integrated circuit package
KR930003795A (ko) 집적 회로 접속 방법
KR940022812A (ko) 반도체장치용 패키지 및 반도체장치
KR830004676A (ko) 회로 패키지들의 제조방법
KR930003797A (ko) 계단형 다층 상호 연결 장치
KR920001689A (ko) 반도체장치 및 그 제조방법
KR930024140A (ko) 반도체장치 및 그 제조방법
KR920007161A (ko) 다층 리드프레임(lead frame), 이 다층 리드프레임에 사용되는 도전판 및 이 도전판의 제조방법
KR970063686A (ko) 유기 기판을 구비한 전자 요소의 제조 방법
JPH07211503A (ja) 可撓性固定部材及びその製造方法
JP2001291792A (ja) 半導体装置
JPH02146792A (ja) 半導体装置の実装構造
KR890016890A (ko) 저융점 글라스를 사용하여 구성부품들을 접합하는 방법
JPS61137353A (ja) フイルムキヤリア
KR930022934A (ko) 다층프린트 배선판 및 그 제조방법
JPH065661A (ja) Ｔａｂ用フィルムキャリア
JPH06349898A (ja) Ｔａｂ用フィルムキャリア及びその製造方法
KR970013283A (ko) 탭 테이프를 이용한 적층칩 패킹 구조
JPH04226045A (ja) フィルムキャリア回路基板及びその製造方法
KR830007032A (ko) 프린트 배선판의 제조방법
JPH04162542A (ja) Ｔａｂ用フィルムキャリア
JPS6035527A (ja) 半導体装置の製造法およびそれに用いるテ−プ

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19981009

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee