KR870002515A - 인터페이스 장치 - Google Patents

인터페이스 장치 Download PDF

Info

Publication number
KR870002515A
KR870002515A KR1019860006488A KR860006488A KR870002515A KR 870002515 A KR870002515 A KR 870002515A KR 1019860006488 A KR1019860006488 A KR 1019860006488A KR 860006488 A KR860006488 A KR 860006488A KR 870002515 A KR870002515 A KR 870002515A
Authority
KR
South Korea
Prior art keywords
address counter
write
read
cycle
circuit
Prior art date
Application number
KR1019860006488A
Other languages
English (en)
Other versions
KR920000455B1 (ko
Inventor
가즈아끼 이노우에
Original Assignee
원본미기재
세이꼬 엡슨가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본미기재, 세이꼬 엡슨가부시끼 가이샤 filed Critical 원본미기재
Publication of KR870002515A publication Critical patent/KR870002515A/ko
Application granted granted Critical
Publication of KR920000455B1 publication Critical patent/KR920000455B1/ko

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/005—Adapting incoming signals to the display format of the display terminal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G06F3/1475—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0105—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level using a storage device with different write and read speed
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • General Engineering & Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Signal Processing (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Multimedia (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Television Systems (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

내용 없음

Description

인터페이스 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 인터페이스 장치의 블럭다이어그램.
제2도는 입력신호의 예로써 설명한 비디오데이타 신호의 데이타포맷.
제3도는 출력신호의 예로써 나타난 LCD 데이타 신호의 데이타포맷.
제4도는 판독/기록 제어회로의 구체적 예를 도시한 다이어그램
* 도면의 주요부분에 대한 부호의 설명
1:퍼스날컴퓨터 3:액정표시장치 5:데이타입력회로
6:수평백포치판정회로 7:수직백포치판정회로 8:S/P 변환회로
12:PLL 회로 13:기록어드레스카운터 16:RAM
17:판독/기록제어회로 23:LCD 제어신호발생회로 24:LCD 데이타변환회로
25:클럭발생회로 27:판독어드레스카운터 28:래치
36:입상 미분회로 37:입하 미분회로

Claims (2)

  1. a) 신호를 입력하는 데이타 입력회로와,
    b) 데이타 입력회로로부터 입력된 데이타를 일시적으로 기억하는 랜덤엑세스 메모리와,
    c) 랜덤엑세스 메모리로부터 데이타를 판독한후 신호를 출력하는 데이타출력 회로와,
    d) 기록입력 데이타용 랜덤엑세스 메모리어드레스를 계수하기 위한 기록 어드레스카운터와,
    e)상기기록 어드레스 카운터의 클럭과 비동기적으로 동작하는 클럭을 발생하는 클럭 발생회로와,
    f) 상기 클럭발생 회로에 의해 발생된 상기 클럭으로 판독데이타용 상기 랜덤 엑세스 메모리의 어드레스를 계수하기 위한 판독 어드레스카운터와,
    g) 메모리 판독싸이클 및 메모리기록 싸이클을 시분할적으로 선택, 전환하는 판독/기록 제어회로를 구비하는 것을 특징으로 하는 인터페이스장치.
  2. 제1항에 있어서, 메모리싸이클은 판독 어드레스 카운터나 기록 어드레스 카운터의 클럭으로 분할되며, 상기 판독 어드레스 카운터는 기록싸이클 및 판독 싸이클을 선택전환하도록 기록어드레스 카운터와 동기화되는 것을 특징으로 하는 인터페이스 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019860006488A 1985-08-07 1986-08-06 인터페이스 장치 KR920000455B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP173707 1985-08-07
JP17370785 1985-08-07

Publications (2)

Publication Number Publication Date
KR870002515A true KR870002515A (ko) 1987-03-31
KR920000455B1 KR920000455B1 (ko) 1992-01-14

Family

ID=15965639

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860006488A KR920000455B1 (ko) 1985-08-07 1986-08-06 인터페이스 장치

Country Status (5)

Country Link
JP (1) JPH084340B2 (ko)
KR (1) KR920000455B1 (ko)
GB (1) GB2179185B (ko)
HK (1) HK28991A (ko)
SG (1) SG60490G (ko)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2595007B2 (ja) * 1988-01-29 1997-03-26 株式会社日立製作所 ビデオインターフェイス装置
JP2892009B2 (ja) * 1988-05-28 1999-05-17 株式会社東芝 表示制御方式
JPH0293725A (ja) * 1988-09-29 1990-04-04 Mitsubishi Electric Corp 表示エミユレーシヨン装置
JP2609478B2 (ja) * 1990-06-22 1997-05-14 三菱電機株式会社 テレビ画像表示装置
JP2673386B2 (ja) * 1990-09-29 1997-11-05 シャープ株式会社 映像表示装置
GB2249199A (en) * 1990-10-25 1992-04-29 Lo Kun Nan Peripheral-computer interface apparatus
EP0502600A3 (en) * 1991-03-05 1993-02-03 Nview Corporation Method and apparatus for displaying rgb and sync video without auxiliary frame storage memory
DE69212076T2 (de) * 1991-07-19 1997-01-30 Philips Electronics Nv Mehrnormwiedergabeanordnung
DE4129459A1 (de) * 1991-09-05 1993-03-11 Thomson Brandt Gmbh Verfahren und vorrichtung zur ansteuerung von matrixdisplays
JP3582082B2 (ja) * 1992-07-07 2004-10-27 セイコーエプソン株式会社 マトリクス型表示装置，マトリクス型表示制御装置及びマトリクス型表示駆動装置
US5900856A (en) * 1992-03-05 1999-05-04 Seiko Epson Corporation Matrix display apparatus, matrix display control apparatus, and matrix display drive apparatus
GB2295478B (en) * 1992-07-07 1996-11-13 Seiko Epson Corp Matrix displays
JPH07175454A (ja) * 1993-10-25 1995-07-14 Toshiba Corp 表示制御装置および表示制御方法
DE69509420T2 (de) * 1994-01-28 1999-12-16 Sun Microsystems, Inc. Schnittstelle für eine flache Anzeige bei einem hochauflösenden graphischen Computersystem
CN100505010C (zh) 1994-11-17 2009-06-24 精工爱普生株式会社 显示装置
US6177922B1 (en) 1997-04-15 2001-01-23 Genesis Microship, Inc. Multi-scan video timing generator for format conversion
KR19990070226A (ko) * 1998-02-18 1999-09-15 윤종용 표시 장치용 화상 신호 처리 장치 및 이를 이용한 표시 장치
US7668099B2 (en) * 2003-06-13 2010-02-23 Apple Inc. Synthesis of vertical blanking signal

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5857836B2 (ja) * 1976-02-10 1983-12-22 ソニー株式会社 メモリ−装置
SE399773B (sv) * 1977-03-01 1978-02-27 Ellemtel Utvecklings Ab Adress- och avbrottsignalgenerator
IT1159938B (it) * 1978-10-18 1987-03-04 Sits Soc It Telecom Siemens Memoria elastica per demultiplatore sincrono di particolare applicazione nei sistemi di trasmissione a divisione di tempo
US4287577A (en) * 1979-09-27 1981-09-01 Communications Satellite Corporation Interleaved TDMA terrestrial interface buffer
JPS5665309A (en) * 1979-10-26 1981-06-03 Sony Corp Time-axis converter
GB2084361B (en) * 1980-09-19 1984-11-21 Sony Corp Random access memory arrangements
JPS5766515A (en) * 1980-10-13 1982-04-22 Victor Co Of Japan Ltd Memory address control system

Also Published As

Publication number Publication date
JPH084340B2 (ja) 1996-01-17
GB2179185A (en) 1987-02-25
JPS62122387A (ja) 1987-06-03
HK28991A (en) 1991-04-26
GB8619199D0 (en) 1986-09-17
KR920000455B1 (ko) 1992-01-14
GB2179185B (en) 1989-08-31
SG60490G (en) 1990-09-07

Similar Documents

Publication Publication Date Title
KR870002515A (ko) 인터페이스 장치
KR880008228A (ko) 표시장치
KR900016870A (ko) 어드레스 생성장치
KR930010777A (ko) 테스트패턴신호 발생장치
KR890007285A (ko) Fifo버퍼 제어기
KR850003600A (ko) 라스터 표시 어드레스 발생기 및 어드레스 발생 방법
JP2634866B2 (ja) 液晶表示装置
KR930022863A (ko) 문자 표시 장치
KR900700985A (ko) 디스플레이 콘트롤러
JPS6338724B2 (ko)
KR890003230Y1 (ko) Crt 표시제어장치
JPS5538668A (en) Memory unit
KR970029782A (ko) 스태틱램
KR960030680A (ko) 텔레비젼의 필드주파수 변환회로
KR880005507A (ko) 비디오 신호를 입력으로 하는 액정모니터 구동회로
KR960036584A (ko) Osd 크기 변환 장치
KR930014509A (ko) 저주파수 발진기를 이용한 고해상도 비디오 신호 처리장치
KR880000851A (ko) Crt 문자 발생 장치
KR870005392A (ko) 주종(主從) 래치회로
KR960043816A (ko) 화상처리장치의 메모리 리프레쉬 방법 및 장치
KR950002373A (ko) 디지탈 주밍회로
KR920001360A (ko) 복합메모리 수첩
KR890017960A (ko) 다기능 pip 제어시스템에서 자화면 위치 이동 제어방식
KR910003637A (ko) 디스플레이 문자 저장용 메모리 제어회로 및 방법
KR890010743A (ko) 영상장치에 있어서 수평 이동회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060110

Year of fee payment: 15

EXPY Expiration of term