KR850005116A - 데이타 프로세싱 시스템 - Google Patents
데이타 프로세싱 시스템 Download PDFInfo
- Publication number
- KR850005116A KR850005116A KR1019840005359A KR840005359A KR850005116A KR 850005116 A KR850005116 A KR 850005116A KR 1019840005359 A KR1019840005359 A KR 1019840005359A KR 840005359 A KR840005359 A KR 840005359A KR 850005116 A KR850005116 A KR 850005116A
- Authority
- KR
- South Korea
- Prior art keywords
- data processing
- signal
- processing system
- main processor
- subprocessor
- Prior art date
Links
- 230000007257 malfunction Effects 0.000 claims 1
- 230000002085 persistent effect Effects 0.000 claims 1
- 230000002459 sustained effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명이 데이타 프로세싱 시스템 주요소의 블록 다이어그램.
제2도는 제1도의 시스템을 사용한 중단제어 논리회로 블록 다이어그램.
Claims (7)
- 데이타 프로세싱 시스템에 있어서, 주 프로세서와, 활성화될때, 프로세서가 명령을 수행하며 외부 데이타전달을 할 수 없도록 지시하는 교신출력 및 활성화될 때, 부 프로세서 오동작을 지시하는 에러출력을 가지는 부 프로세서와, 부 프로세서의 에러 및 교신출력에 각각 결합되는 입력을 가지며 주 프로세서 에러간섭 루틴을 시작하게 하기 위해 간섭요구 신호를 발생하는 활성에러 및 교신출력에만 단지 일치하여 응답하는 제1논리수단을 포함하는 논리회로를 구비하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제1항의 데이타 프로세싱 시스템에 있어서, 연속교신신호의 조건에 무관하여 일치되는 교신 및 에러신호의 응답에 뒤따라 일어나는 지속스단 수단을 상기 제1논리수단이 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제1항의 데이타 프로세싱 시스템에 있어서, 부 프로세서로부터 활성교신신호에 응답하여 주프로세서에 활성교신신호를 제공하는 제2논리수단 및 중단요구 신호에 응답하여 주 프로세서에 활성교신 신호를 지속시켜 중단이 상기 루틴에 의해 처리될 때까지 부 프로세서 지시이행으로 부터 주프로세서를 보호하기 위한 지속수단을 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제3항의 데이타 프로세싱 시스템에 있어서, 논리회로가 비활성상태로 부터 활성교신신호를 제거하기 위해 주 프로세서로 부터의 교신제거 명령에 응답하는 제3논리수단을 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제4항의 데이타 프로세싱 시스템에 있어서, 다수의 중단요구 입력 및 이미 정해진 중단요구입력중의 하나와 결합된 논리회로로 부터의 중단 요구신호에 응답하는 주 프로세서에 의해 중단 작동신호를 보내기 위해 주 프로세싱에 결합된 중단출력을 가지는 중단제어유닛을 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제5항의 데이타 프로세싱 시스템에 있어서, 논리회로가 주 프로세서로부터의 입출력수록명령을 나타내는 신호에 응답하여 부 프로세서에 대한 활성칩 선택신호를 발생시키는 부 프로세서를 정의하여 데이타를 부 프로세서에서 주 프로세서로 전달시키는 제4논리수단을 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.
- 제5항의 데이타 프로세싱 시스템에 있어서, 논리회로가 주 프로세서로 부터의 부 프로세서리셋트 명령을 나타내는 신호에 응답하여 리셋트신호를 발생시켜 부 프로세서를 정지상태로 리셋트하는 제5논리 수단을 포함하는 것을 특징으로 하는 데이타 프로세싱 시스템.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/567,296 US4598356A (en) | 1983-12-30 | 1983-12-30 | Data processing system including a main processor and a co-processor and co-processor error handling logic |
US????567296? | 1983-12-30 | ||
US567296 | 2000-05-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR850005116A true KR850005116A (ko) | 1985-08-21 |
KR890003985B1 KR890003985B1 (ko) | 1989-10-14 |
Family
ID=24266577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019840005359A KR890003985B1 (ko) | 1983-12-30 | 1984-08-31 | 데이타 프로세싱 시스템 |
Country Status (15)
Country | Link |
---|---|
US (1) | US4598356A (ko) |
EP (1) | EP0147599B1 (ko) |
JP (1) | JPS60146358A (ko) |
KR (1) | KR890003985B1 (ko) |
AT (1) | ATE50371T1 (ko) |
AU (1) | AU567767B2 (ko) |
BR (1) | BR8406635A (ko) |
CA (1) | CA1216949A (ko) |
DE (1) | DE3481351D1 (ko) |
ES (1) | ES8601518A1 (ko) |
GB (1) | GB8431010D0 (ko) |
HK (1) | HK81590A (ko) |
MX (1) | MX157706A (ko) |
PH (1) | PH24536A (ko) |
SG (1) | SG67090G (ko) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4814977A (en) * | 1983-10-18 | 1989-03-21 | S&C Electric Company | Apparatus and method for direct memory to peripheral and peripheral to memory data transfers |
US4870614A (en) * | 1984-08-02 | 1989-09-26 | Quatse Jesse T | Programmable controller ("PC") with co-processing architecture |
JPS62214464A (ja) * | 1986-03-17 | 1987-09-21 | Hitachi Ltd | データ処理システム |
AU597980B2 (en) * | 1986-05-30 | 1990-06-14 | Honeywell Bull Inc. | Apparatus and method for interprocessor communication |
US5193159A (en) * | 1986-09-24 | 1993-03-09 | Hitachi, Ltd. | Microprocessor system |
JPS6381554A (ja) * | 1986-09-25 | 1988-04-12 | Canon Inc | 交換可能な周辺装置を取り扱う電子機器 |
US5109329A (en) * | 1987-02-06 | 1992-04-28 | At&T Bell Laboratories | Multiprocessing method and arrangement |
US4811200A (en) * | 1987-05-12 | 1989-03-07 | Motorola, Inc. | Multiple microprocessor watchdog system |
US5226122A (en) * | 1987-08-21 | 1993-07-06 | Compaq Computer Corp. | Programmable logic system for filtering commands to a microprocessor |
JPH0679307B2 (ja) * | 1987-10-22 | 1994-10-05 | 日本電気株式会社 | コプロセッサの並行動作制御方式 |
US4908502A (en) * | 1988-02-08 | 1990-03-13 | Pitney Bowes Inc. | Fault tolerant smart card |
DE3886203T2 (de) * | 1988-04-02 | 1994-05-19 | Ibm | Prozessor-Prozessor-Synchronisierung. |
US5109514A (en) * | 1988-07-28 | 1992-04-28 | Sun Microsystems, Inc. | Method and apparatus for executing concurrent CO processor operations and precisely handling related exceptions |
GB2225882A (en) * | 1988-12-06 | 1990-06-13 | Flare Technology Limited | Computer bus structure for multiple processors |
US5134693A (en) * | 1989-01-18 | 1992-07-28 | Intel Corporation | System for handling occurrence of exceptions during execution of microinstructions while running floating point and non-floating point instructions in parallel |
US5590363A (en) * | 1989-04-18 | 1996-12-31 | Dell Usa, L.P. | Circuit for detection of co-processor unit presence and for correction of its absence |
US5134713A (en) * | 1989-05-19 | 1992-07-28 | Compaq Computer Corporation | Coprocessor detection circuit |
US5125093A (en) * | 1990-08-14 | 1992-06-23 | Nexgen Microsystems | Interrupt control for multiprocessor computer system |
JPH09293056A (ja) * | 1996-04-25 | 1997-11-11 | Aiwa Co Ltd | データ処理装置 |
DE19749068B4 (de) * | 1997-11-06 | 2005-03-10 | Bosch Gmbh Robert | Verfahren und Vorrichtung zur Überwachung eines Rechnersystems bestehend aus wenigstens zwei Prozessoren |
US6009389A (en) * | 1997-11-14 | 1999-12-28 | Cirrus Logic, Inc. | Dual processor audio decoder and methods with sustained data pipelining during error conditions |
US6408407B1 (en) * | 1999-06-03 | 2002-06-18 | Ncr Corporation | Methods and apparatus for delegated error handling |
US8250412B2 (en) * | 2003-09-26 | 2012-08-21 | Ati Technologies Ulc | Method and apparatus for monitoring and resetting a co-processor |
US7702955B2 (en) | 2005-12-28 | 2010-04-20 | De Almeida Adrian S | Method and apparatus for detecting a fault condition and restoration thereafter using user context information |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3864670A (en) * | 1970-09-30 | 1975-02-04 | Yokogawa Electric Works Ltd | Dual computer system with signal exchange system |
US3786430A (en) * | 1971-11-15 | 1974-01-15 | Ibm | Data processing system including a small auxiliary processor for overcoming the effects of faulty hardware |
US3771131A (en) * | 1972-04-17 | 1973-11-06 | Xerox Corp | Operating condition monitoring in digital computers |
US3866184A (en) * | 1973-08-31 | 1975-02-11 | Gte Automatic Electric Lab Inc | Timing monitor circuit for central data processor of digital communication system |
US3882455A (en) * | 1973-09-14 | 1975-05-06 | Gte Automatic Electric Lab Inc | Configuration control circuit for control and maintenance complex of digital communications system |
JPS5426330B2 (ko) * | 1974-02-08 | 1979-09-03 | ||
JPS5426330U (ko) * | 1977-07-25 | 1979-02-21 | ||
US4253183A (en) * | 1979-05-02 | 1981-02-24 | Ncr Corporation | Method and apparatus for diagnosing faults in a processor having a pipeline architecture |
US4392201A (en) * | 1980-12-31 | 1983-07-05 | Honeywell Information Systems Inc. | Diagnostic subsystem for a cache memory |
JPS57212549A (en) * | 1981-06-25 | 1982-12-27 | Fujitsu Ltd | Information processing device |
AU9144782A (en) * | 1981-12-21 | 1983-06-30 | General Electric Company | Primary and secondary computer system |
JPS58168170A (ja) * | 1982-03-29 | 1983-10-04 | Fujitsu Ltd | 多重プロセツサ |
JPS58205395A (ja) * | 1982-05-25 | 1983-11-30 | Sony Corp | リモ−トコントロ−ル装置 |
-
1983
- 1983-12-30 US US06/567,296 patent/US4598356A/en not_active Expired - Lifetime
-
1984
- 1984-08-10 PH PH31092A patent/PH24536A/en unknown
- 1984-08-31 KR KR1019840005359A patent/KR890003985B1/ko not_active IP Right Cessation
- 1984-09-20 JP JP59195884A patent/JPS60146358A/ja active Granted
- 1984-09-24 ES ES536183A patent/ES8601518A1/es not_active Expired
- 1984-10-01 CA CA000464459A patent/CA1216949A/en not_active Expired
- 1984-10-10 AU AU34099/84A patent/AU567767B2/en not_active Expired
- 1984-11-12 MX MX203366A patent/MX157706A/es unknown
- 1984-11-14 AT AT84113735T patent/ATE50371T1/de not_active IP Right Cessation
- 1984-11-14 DE DE8484113735T patent/DE3481351D1/de not_active Expired - Lifetime
- 1984-11-14 EP EP84113735A patent/EP0147599B1/en not_active Expired - Lifetime
- 1984-12-07 GB GB848431010A patent/GB8431010D0/en active Pending
- 1984-12-20 BR BR8406635A patent/BR8406635A/pt not_active IP Right Cessation
-
1990
- 1990-08-14 SG SG670/90A patent/SG67090G/en unknown
- 1990-10-11 HK HK815/90A patent/HK81590A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
PH24536A (en) | 1990-08-03 |
MX157706A (es) | 1988-12-09 |
ES536183A0 (es) | 1985-10-16 |
KR890003985B1 (ko) | 1989-10-14 |
ATE50371T1 (de) | 1990-02-15 |
EP0147599A3 (en) | 1987-05-27 |
JPH02732B2 (ko) | 1990-01-09 |
JPS60146358A (ja) | 1985-08-02 |
HK81590A (en) | 1990-10-19 |
US4598356A (en) | 1986-07-01 |
DE3481351D1 (de) | 1990-03-15 |
AU3409984A (en) | 1985-07-04 |
GB8431010D0 (en) | 1985-01-16 |
EP0147599B1 (en) | 1990-02-07 |
AU567767B2 (en) | 1987-12-03 |
ES8601518A1 (es) | 1985-10-16 |
CA1216949A (en) | 1987-01-20 |
EP0147599A2 (en) | 1985-07-10 |
SG67090G (en) | 1990-09-21 |
BR8406635A (pt) | 1985-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850005116A (ko) | 데이타 프로세싱 시스템 | |
KR850001574A (ko) | 이중 연산처리 장치 구비형 데이타 처리 시스템 | |
KR890007157A (ko) | 데이타 프로세서 | |
JPS56129950A (en) | Information processor | |
KR880010365A (ko) | 디지탈 데이타 프로세서용 버스 인터페이스 회로 | |
JPS62227243A (ja) | 伝送制御方式 | |
KR910017307A (ko) | 뉴로 칩(neuro chip) 및 그 칩을 갖는 뉴로 컴퓨터 | |
EP0306644A3 (en) | Data processor having a break function | |
KR960015311A (ko) | 데이타 처리 시스템 및 데이타 처리 방법 | |
JP3655648B2 (ja) | プロセススイッチ制御装置およびプロセス制御方法 | |
KR850004669A (ko) | 연산 기능 회로 내의 선택 및 로킹회로 | |
JPS5672359A (en) | Supervising system for spare unit | |
JPS5727322A (en) | Input and output controlling system of computer | |
KR970002412B1 (ko) | 디엠에이(dma)가 가능한 통신코프러세서 보드 | |
JPS6239792B2 (ko) | ||
JPH0675653A (ja) | 計算機冗長制御方式 | |
JPS588366A (ja) | メモリモジユ−ルシステム | |
JPS5891598A (ja) | デ−タ処理装置 | |
KR890015530A (ko) | 이중화 프로세서에 있어서 병렬 데이타 통신 제어회로 | |
KR910013718A (ko) | 이중화된 시스템의 포트 스위칭 제어장치 | |
JPH04140810A (ja) | 情報処理装置 | |
JPS5659339A (en) | Input/output control unit | |
JPS63271537A (ja) | 割り込み制御装置 | |
KR940008321A (ko) | 이중화 구조를 갖는 주종시스템간의 통신 경로 선택회로 | |
JPH08153018A (ja) | 半導体システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030808 Year of fee payment: 15 |
|
EXPY | Expiration of term |