KR20090063116A - 반도체 장치용 패키지 및 그 제조 방법 - Google Patents
반도체 장치용 패키지 및 그 제조 방법 Download PDFInfo
- Publication number
- KR20090063116A KR20090063116A KR1020080125068A KR20080125068A KR20090063116A KR 20090063116 A KR20090063116 A KR 20090063116A KR 1020080125068 A KR1020080125068 A KR 1020080125068A KR 20080125068 A KR20080125068 A KR 20080125068A KR 20090063116 A KR20090063116 A KR 20090063116A
- Authority
- KR
- South Korea
- Prior art keywords
- metal plate
- hole
- core substrate
- terminal portion
- metal plates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/6875—Shapes or dispositions thereof being on a metallic substrate, e.g. insulated metal substrates [IMS]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
- H05K3/4608—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated comprising an electrically conductive base or core
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0369—Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007322337A JP4825784B2 (ja) | 2007-12-13 | 2007-12-13 | 半導体装置用パッケージおよびその製造方法 |
| JPJP-P-2007-322337 | 2007-12-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20090063116A true KR20090063116A (ko) | 2009-06-17 |
Family
ID=40521741
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020080125068A Withdrawn KR20090063116A (ko) | 2007-12-13 | 2008-12-10 | 반도체 장치용 패키지 및 그 제조 방법 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7963031B2 (https=) |
| EP (1) | EP2071622A3 (https=) |
| JP (1) | JP4825784B2 (https=) |
| KR (1) | KR20090063116A (https=) |
| TW (1) | TW200929478A (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4930566B2 (ja) * | 2009-10-02 | 2012-05-16 | 富士通株式会社 | 中継基板、プリント基板ユニット、および、中継基板の製造方法 |
| JP5801685B2 (ja) * | 2011-10-24 | 2015-10-28 | 新光電気工業株式会社 | 配線基板、発光装置及び配線基板の製造方法 |
| JP6017492B2 (ja) * | 2014-04-24 | 2016-11-02 | Towa株式会社 | 樹脂封止電子部品の製造方法、突起電極付き板状部材、及び樹脂封止電子部品 |
| JP5944445B2 (ja) | 2014-07-18 | 2016-07-05 | Towa株式会社 | 樹脂封止電子部品の製造方法、突起電極付き板状部材、樹脂封止電子部品、及び突起電極付き板状部材の製造方法 |
| JP7613104B2 (ja) * | 2021-01-04 | 2025-01-15 | 株式会社村田製作所 | インターポーザおよびこれを備える構造体 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4295183A (en) * | 1979-06-29 | 1981-10-13 | International Business Machines Corporation | Thin film metal package for LSI chips |
| JPS60109362A (ja) * | 1983-11-17 | 1985-06-14 | Fujitsu Ltd | 交換サ−ビス実行制御方式 |
| JPH1168319A (ja) | 1997-08-11 | 1999-03-09 | Shinko Electric Ind Co Ltd | 多層回路基板及びその製造方法 |
| JP2000232283A (ja) * | 1999-02-10 | 2000-08-22 | Alps Electric Co Ltd | フレキシブルプリント基板の取付構造及びそれを用いた記録再生装置 |
| KR100333627B1 (ko) * | 2000-04-11 | 2002-04-22 | 구자홍 | 다층 인쇄회로기판 및 그 제조방법 |
| US6623651B2 (en) * | 2000-05-26 | 2003-09-23 | Visteon Global Technologies, Inc. | Circuit board and a method for making the same |
| JP4604403B2 (ja) * | 2001-06-25 | 2011-01-05 | パナソニック株式会社 | 固体電解コンデンサの製造方法 |
| US6713860B2 (en) * | 2002-02-01 | 2004-03-30 | Intel Corporation | Electronic assembly and system with vertically connected capacitors |
| JP2003289073A (ja) * | 2002-01-22 | 2003-10-10 | Canon Inc | 半導体装置および半導体装置の製造方法 |
| JP2003332752A (ja) * | 2002-05-14 | 2003-11-21 | Shinko Electric Ind Co Ltd | メタルコア基板およびその製造方法 |
| US6683781B2 (en) * | 2002-05-23 | 2004-01-27 | Industrial Technology Research Institute | Packaging structure with low switching noises |
| US6844505B1 (en) * | 2002-11-04 | 2005-01-18 | Ncr Corporation | Reducing noise effects in circuit boards |
| US20070211403A1 (en) * | 2003-12-05 | 2007-09-13 | Hrl Laboratories, Llc | Molded high impedance surface |
| US7548432B2 (en) * | 2005-03-24 | 2009-06-16 | Agency For Science, Technology And Research | Embedded capacitor structure |
| JP4553765B2 (ja) * | 2005-03-25 | 2010-09-29 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法 |
| JP2007027683A (ja) * | 2005-06-15 | 2007-02-01 | Ngk Spark Plug Co Ltd | 配線基板及びその製造方法 |
| US20080171441A1 (en) * | 2005-06-28 | 2008-07-17 | Asahi Glass Co., Ltd. | Polishing compound and method for producing semiconductor integrated circuit device |
-
2007
- 2007-12-13 JP JP2007322337A patent/JP4825784B2/ja active Active
-
2008
- 2008-12-09 US US12/330,924 patent/US7963031B2/en active Active
- 2008-12-10 KR KR1020080125068A patent/KR20090063116A/ko not_active Withdrawn
- 2008-12-12 TW TW097148432A patent/TW200929478A/zh unknown
- 2008-12-15 EP EP08171700A patent/EP2071622A3/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP2071622A2 (en) | 2009-06-17 |
| JP4825784B2 (ja) | 2011-11-30 |
| JP2009147080A (ja) | 2009-07-02 |
| TW200929478A (en) | 2009-07-01 |
| US20090151995A1 (en) | 2009-06-18 |
| US7963031B2 (en) | 2011-06-21 |
| EP2071622A3 (en) | 2011-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101077380B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
| CN102170745B (zh) | 多层布线板及其制造方法 | |
| KR101344800B1 (ko) | 배선 기판 및 반도체 장치 | |
| KR101067031B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
| KR100499003B1 (ko) | 도금 인입선을 사용하지 않는 패키지 기판 및 그 제조 방법 | |
| KR101109230B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
| CN106206532A (zh) | 封装基板和制造封装基板的方法 | |
| US20090095508A1 (en) | Printed circuit board and method for manufacturing the same | |
| KR101109344B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
| JP5289832B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| US7678612B2 (en) | Method of manufacturing semiconductor device | |
| CN107770947A (zh) | 印刷布线板和印刷布线板的制造方法 | |
| JP2008016817A (ja) | 埋立パターン基板及びその製造方法 | |
| US7963031B2 (en) | Package for semiconductor device and method of manufacturing the same | |
| JP2023061259A (ja) | 配線基板及びその製造方法 | |
| KR20150065029A (ko) | 인쇄회로기판, 그 제조방법 및 반도체 패키지 | |
| US8658905B2 (en) | Multilayer wiring substrate | |
| KR20160103270A (ko) | 인쇄회로기판 및 그 제조방법 | |
| KR100919632B1 (ko) | 패키지 기판 및 그 제조방법 | |
| US20240196532A1 (en) | Printed circuit board and manufacturing method thereof | |
| KR101158213B1 (ko) | 전자부품 내장형 인쇄회로기판 및 이의 제조 방법 | |
| KR101924458B1 (ko) | 전자 칩이 내장된 회로기판의 제조 방법 | |
| KR20130070129A (ko) | 인쇄회로기판 및 그 제조 방법 | |
| KR101603931B1 (ko) | 캐리어 부재를 이용한 임베디드 타입 인쇄회로기판 제조 방법 | |
| TWI293236B (en) | Method for manufacturing a substrate embedded with an electronic component and device from the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| PC1203 | Withdrawal of no request for examination |
St.27 status event code: N-1-6-B10-B12-nap-PC1203 |
|
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid | ||
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |