KR19980079317A - 반도체 장치 및 그 제조방법 - Google Patents

반도체 장치 및 그 제조방법 Download PDF

Info

Publication number
KR19980079317A
KR19980079317A KR1019970040214A KR19970040214A KR19980079317A KR 19980079317 A KR19980079317 A KR 19980079317A KR 1019970040214 A KR1019970040214 A KR 1019970040214A KR 19970040214 A KR19970040214 A KR 19970040214A KR 19980079317 A KR19980079317 A KR 19980079317A
Authority
KR
South Korea
Prior art keywords
layer
oxide film
semiconductor
gate oxide
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1019970040214A
Other languages
English (en)
Korean (ko)
Inventor
우에노슈이치
오쿠무라요시노리
마에다시게노부
마에가와시게토
Original Assignee
기다오까다까시
미쓰비시뎅끼가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 기다오까다까시, 미쓰비시뎅끼가부시끼가이샤 filed Critical 기다오까다까시
Publication of KR19980079317A publication Critical patent/KR19980079317A/ko
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
KR1019970040214A 1997-03-05 1997-08-22 반도체 장치 및 그 제조방법 Ceased KR19980079317A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP50312 1997-03-05
JP9050312A JPH10247725A (ja) 1997-03-05 1997-03-05 半導体装置およびその製造方法

Publications (1)

Publication Number Publication Date
KR19980079317A true KR19980079317A (ko) 1998-11-25

Family

ID=12855386

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970040214A Ceased KR19980079317A (ko) 1997-03-05 1997-08-22 반도체 장치 및 그 제조방법

Country Status (7)

Country Link
US (1) US6492690B2 (enExample)
JP (1) JPH10247725A (enExample)
KR (1) KR19980079317A (enExample)
CN (1) CN1162912C (enExample)
DE (1) DE19745249A1 (enExample)
FR (2) FR2760566B1 (enExample)
TW (1) TW344899B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100680488B1 (ko) * 2005-01-13 2007-02-08 주식회사 하이닉스반도체 플래쉬 메모리 소자의 제조방법

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4199338B2 (ja) 1998-10-02 2008-12-17 富士通マイクロエレクトロニクス株式会社 半導体装置及びその製造方法
US7094258B2 (en) 1999-08-18 2006-08-22 Intrinsic Therapeutics, Inc. Methods of reinforcing an annulus fibrosis
KR100513445B1 (ko) * 1999-09-10 2005-09-07 삼성전자주식회사 반도체 장치의 제조방법
JP2001110908A (ja) * 1999-10-06 2001-04-20 Nec Corp 半導体装置及びその製造方法
JP4823408B2 (ja) * 2000-06-08 2011-11-24 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
US6649543B1 (en) 2000-06-22 2003-11-18 Micron Technology, Inc. Methods of forming silicon nitride, methods of forming transistor devices, and transistor devices
US6956757B2 (en) 2000-06-22 2005-10-18 Contour Semiconductor, Inc. Low cost high density rectifier matrix memory
US6686298B1 (en) 2000-06-22 2004-02-03 Micron Technology, Inc. Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
US6833329B1 (en) 2000-06-22 2004-12-21 Micron Technology, Inc. Methods of forming oxide regions over semiconductor substrates
US6660657B1 (en) 2000-08-07 2003-12-09 Micron Technology, Inc. Methods of incorporating nitrogen into silicon-oxide-containing layers
JP2002368144A (ja) * 2001-06-13 2002-12-20 Hitachi Ltd 不揮発性半導体記憶装置およびその製造方法
US6878585B2 (en) 2001-08-29 2005-04-12 Micron Technology, Inc. Methods of forming capacitors
US6723599B2 (en) 2001-12-03 2004-04-20 Micron Technology, Inc. Methods of forming capacitors and methods of forming capacitor dielectric layers
DE10209334A1 (de) * 2002-03-02 2003-10-09 Infineon Technologies Ag Füllverfahren für Mulden auf einer Halbleiterscheibe
US7112857B2 (en) * 2004-07-06 2006-09-26 Taiwan Semiconductor Manufacturing Co., Ltd. Devices with different electrical gate dielectric thicknesses but with substantially similar physical configurations
JP2006049365A (ja) * 2004-07-30 2006-02-16 Nec Electronics Corp 半導体装置
JP2006059880A (ja) * 2004-08-17 2006-03-02 Fujitsu Ltd 半導体装置及びその製造方法
US20060237778A1 (en) * 2005-04-22 2006-10-26 Mu-Yi Liu Non-volatile semiconductor memory cell and method of manufacturing the same
US7485528B2 (en) 2006-07-14 2009-02-03 Micron Technology, Inc. Method of forming memory devices by performing halogen ion implantation and diffusion processes
US8159895B2 (en) 2006-08-17 2012-04-17 Broadcom Corporation Method and system for split threshold voltage programmable bitcells
JP4421629B2 (ja) * 2007-04-25 2010-02-24 株式会社東芝 半導体装置の製造方法
US7718496B2 (en) * 2007-10-30 2010-05-18 International Business Machines Corporation Techniques for enabling multiple Vt devices using high-K metal gate stacks
US7933133B2 (en) * 2007-11-05 2011-04-26 Contour Semiconductor, Inc. Low cost, high-density rectifier matrix memory
WO2011074407A1 (en) 2009-12-18 2011-06-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP5778900B2 (ja) * 2010-08-20 2015-09-16 富士通セミコンダクター株式会社 半導体装置の製造方法
US9224475B2 (en) * 2012-08-23 2015-12-29 Sandisk Technologies Inc. Structures and methods for making NAND flash memory
JP5564588B2 (ja) * 2013-02-07 2014-07-30 ルネサスエレクトロニクス株式会社 半導体装置
US9613971B2 (en) 2015-07-24 2017-04-04 Sandisk Technologies Llc Select gates with central open areas
US9443862B1 (en) 2015-07-24 2016-09-13 Sandisk Technologies Llc Select gates with select gate dielectric first
CN107026192B (zh) * 2016-02-02 2020-05-29 中芯国际集成电路制造(上海)有限公司 半导体装置的制造方法
CN114005746B (zh) * 2021-10-29 2025-08-29 上海华力微电子有限公司 一种高压器件的栅氧层及其制造方法
CN116779615B (zh) * 2023-08-23 2023-11-07 合肥晶合集成电路股份有限公司 一种集成半导体器件及其制作方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4249968A (en) * 1978-12-29 1981-02-10 International Business Machines Corporation Method of manufacturing a metal-insulator-semiconductor utilizing a multiple stage deposition of polycrystalline layers
JPS56120166A (en) * 1980-02-27 1981-09-21 Hitachi Ltd Semiconductor ic device and manufacture thereof
US4745079A (en) * 1987-03-30 1988-05-17 Motorola, Inc. Method for fabricating MOS transistors having gates with different work functions
US4912676A (en) * 1988-08-09 1990-03-27 Texas Instruments, Incorporated Erasable programmable memory
US4914046A (en) * 1989-02-03 1990-04-03 Motorola, Inc. Polycrystalline silicon device electrode and method
DE69006978T2 (de) * 1989-08-24 1994-06-09 Delco Electronics Corp MOSFET-Verarmungsanordnung.
US5021356A (en) 1989-08-24 1991-06-04 Delco Electronics Corporation Method of making MOSFET depletion device
JP2978345B2 (ja) * 1992-11-26 1999-11-15 三菱電機株式会社 半導体装置の製造方法
US5340764A (en) * 1993-02-19 1994-08-23 Atmel Corporation Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer
JPH06342881A (ja) 1993-06-02 1994-12-13 Toshiba Corp 半導体装置およびその製造方法
EP0639856A1 (en) * 1993-08-20 1995-02-22 Texas Instruments Incorporated Method of doping a polysilicon layer and semiconductor device obtained
JPH07263680A (ja) * 1994-03-24 1995-10-13 Hitachi Ltd 半導体装置の製造方法
JP3444687B2 (ja) * 1995-03-13 2003-09-08 三菱電機株式会社 不揮発性半導体記憶装置
US5480830A (en) * 1995-04-04 1996-01-02 Taiwan Semiconductor Manufacturing Company Ltd. Method of making depleted gate transistor for high voltage operation
JP3243151B2 (ja) * 1995-06-01 2002-01-07 東芝マイクロエレクトロニクス株式会社 半導体装置の製造方法
EP0751560B1 (en) 1995-06-30 2002-11-27 STMicroelectronics S.r.l. Process for forming an integrated circuit comprising non-volatile memory cells and side transistors of at least two different types, and corresponding IC
US5753958A (en) * 1995-10-16 1998-05-19 Sun Microsystems, Inc. Back-biasing in asymmetric MOS devices
US5767558A (en) * 1996-05-10 1998-06-16 Integrated Device Technology, Inc. Structures for preventing gate oxide degradation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100680488B1 (ko) * 2005-01-13 2007-02-08 주식회사 하이닉스반도체 플래쉬 메모리 소자의 제조방법

Also Published As

Publication number Publication date
TW344899B (en) 1998-11-11
FR2760566A1 (fr) 1998-09-11
JPH10247725A (ja) 1998-09-14
FR2760566B1 (fr) 2002-08-16
CN1192586A (zh) 1998-09-09
US6492690B2 (en) 2002-12-10
CN1162912C (zh) 2004-08-18
FR2766617B1 (fr) 2003-08-01
DE19745249A1 (de) 1998-09-10
US20020130374A1 (en) 2002-09-19
FR2766617A1 (fr) 1999-01-29

Similar Documents

Publication Publication Date Title
KR19980079317A (ko) 반도체 장치 및 그 제조방법
KR100315740B1 (ko) 반도체장치및그제조방법
US8026577B2 (en) Semiconductor apparatus having a triple well structure and manfacturing method thereof
US5702988A (en) Blending integrated circuit technology
US6350652B1 (en) Process for manufacturing nonvolatile memory cells with dimensional control of the floating gate regions
US5698879A (en) Nonvolatile semiconductor memory device
US6646313B2 (en) Semiconductor integrated circuit device and having deposited layer for gate insulation
US7638401B2 (en) Memory device with surface-channel peripheral transistors
US8106449B2 (en) Semiconductor device
JPH10313098A5 (enExample)
US8325516B2 (en) Semiconductor device with split gate memory cell and fabrication method thereof
US20090053880A1 (en) Method of manufacturing semiconductor device
US6570212B1 (en) Complementary avalanche injection EEPROM cell
KR100292278B1 (ko) 반도체장치및그제조방법
US5641989A (en) Semiconductor device having field-shield isolation structures and a method of making the same
US7253058B2 (en) Method of manufacturing NOR-type mask ROM device and semiconductor device including the same
US6700154B1 (en) EEPROM cell with trench coupling capacitor
EP0716454A2 (en) MOSFET device formed in epitaxial layer
US6570216B1 (en) EEPROM having a peripheral integrated transistor with thick oxide
JP2581411B2 (ja) 半導体記憶回路装置及びその製造方法
US6815295B1 (en) Method of manufacturing field effect transistors
US5908308A (en) Use of borophosphorous tetraethyl orthosilicate (BPTEOS) to improve isolation in a transistor array
EP1088348A1 (en) Semiconductor device comprising a non-volatile memory cell
US5557123A (en) Nonvolatile semiconductor memory device with shaped floating gate
JP3029297B2 (ja) 半導体記憶装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19970822

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19970822

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20000201

Patent event code: PE09021S01D

AMND Amendment
E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20000929

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20000201

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

AMND Amendment
J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

Patent event date: 20001101

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 20000929

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 20011130

Appeal identifier: 2000101002542

Request date: 20001101

PB0901 Examination by re-examination before a trial

Comment text: Amendment to Specification, etc.

Patent event date: 20001101

Patent event code: PB09011R02I

Comment text: Request for Trial against Decision on Refusal

Patent event date: 20001101

Patent event code: PB09011R01I

Comment text: Amendment to Specification, etc.

Patent event date: 20000330

Patent event code: PB09011R02I

B601 Maintenance of original decision after re-examination before a trial
PB0601 Maintenance of original decision after re-examination before a trial
J301 Trial decision

Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 20001101

Effective date: 20011130

PJ1301 Trial decision

Patent event code: PJ13011S01D

Patent event date: 20011203

Comment text: Trial Decision on Objection to Decision on Refusal

Appeal kind category: Appeal against decision to decline refusal

Request date: 20001101

Decision date: 20011130

Appeal identifier: 2000101002542