KR100983998B1 - 신호 처리 장치 - Google Patents

신호 처리 장치 Download PDF

Info

Publication number
KR100983998B1
KR100983998B1 KR20080110304A KR20080110304A KR100983998B1 KR 100983998 B1 KR100983998 B1 KR 100983998B1 KR 20080110304 A KR20080110304 A KR 20080110304A KR 20080110304 A KR20080110304 A KR 20080110304A KR 100983998 B1 KR100983998 B1 KR 100983998B1
Authority
KR
South Korea
Prior art keywords
clock
circuit
offset value
integer
generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR20080110304A
Other languages
English (en)
Korean (ko)
Other versions
KR20090048348A (ko
Inventor
도시유키 츠치다
요시카즈 고마츠
Original Assignee
르네사스 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 르네사스 일렉트로닉스 가부시키가이샤 filed Critical 르네사스 일렉트로닉스 가부시키가이샤
Publication of KR20090048348A publication Critical patent/KR20090048348A/ko
Application granted granted Critical
Publication of KR100983998B1 publication Critical patent/KR100983998B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/05—Synchronising circuits with arrangements for extending range of synchronisation, e.g. by using switching between several time constants
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronizing For Television (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
KR20080110304A 2007-11-08 2008-11-07 신호 처리 장치 Expired - Fee Related KR100983998B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP-P-2007-291044 2007-11-08
JP2007291044A JP4996424B2 (ja) 2007-11-08 2007-11-08 信号処理装置

Publications (2)

Publication Number Publication Date
KR20090048348A KR20090048348A (ko) 2009-05-13
KR100983998B1 true KR100983998B1 (ko) 2010-09-28

Family

ID=40380627

Family Applications (1)

Application Number Title Priority Date Filing Date
KR20080110304A Expired - Fee Related KR100983998B1 (ko) 2007-11-08 2008-11-07 신호 처리 장치

Country Status (7)

Country Link
US (1) US7760001B2 (https=)
EP (1) EP2058722B1 (https=)
JP (1) JP4996424B2 (https=)
KR (1) KR100983998B1 (https=)
CN (1) CN101431602B (https=)
DE (1) DE602008001422D1 (https=)
TW (1) TWI390955B (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7722665B2 (en) * 2006-07-07 2010-05-25 Graft Technologies, Inc. System and method for providing a graft in a vascular environment
CN102053883B (zh) * 2010-12-17 2012-08-22 北京控制工程研究所 一种三模冗余容错计算机控制周期同步装置
JP5572541B2 (ja) * 2010-12-27 2014-08-13 株式会社日立超エル・エス・アイ・システムズ ビデオエンコーダシステム
US9088220B2 (en) * 2012-08-03 2015-07-21 Cooper Technologies Company Combined low power isolated power supply with isolated data transfer
WO2014118984A1 (ja) * 2013-02-04 2014-08-07 三菱電機株式会社 信号処理装置
JP5972450B2 (ja) * 2013-03-29 2016-08-17 三菱電機株式会社 信号処理装置
KR101682272B1 (ko) * 2014-01-27 2016-12-05 엘에스산전 주식회사 상승 에지 동작 시스템용 클럭 생성방법
CN114625208B (zh) * 2020-12-10 2024-06-21 炬芯科技股份有限公司 时钟电路和蓝牙设备
CN116170546B (zh) * 2023-03-03 2025-05-06 杭州听物科技有限公司 一种机器视觉设备的同步校验方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08328529A (ja) * 1995-05-29 1996-12-13 Canon Inc 表示装置
JPH10312182A (ja) 1997-05-14 1998-11-24 Japan Aviation Electron Ind Ltd 画像表示装置の映像信号判別回路
KR20060041917A (ko) * 2004-05-28 2006-05-12 오끼 덴끼 고오교 가부시끼가이샤 도트 클록 동기 생성회로

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355502A (en) * 1992-09-02 1994-10-11 Maxtor Corporation Low power disk drive clock generator circuit
US5256994A (en) * 1992-09-21 1993-10-26 Intel Corporation Programmable secondary clock generator
JP3104122B2 (ja) 1995-10-31 2000-10-30 松下電器産業株式会社 補正波形発生回路
JP3541569B2 (ja) * 1996-05-31 2004-07-14 松下電器産業株式会社 同期検出装置
WO1999003207A1 (de) * 1997-07-10 1999-01-21 Nokia Networks Oy Digitaler phase locked loop
JP4410873B2 (ja) * 1999-06-01 2010-02-03 キヤノン株式会社 クロック発生装置
CN1169374C (zh) * 1999-09-21 2004-09-29 皇家菲利浦电子有限公司 时钟恢复
JP4678109B2 (ja) * 2001-09-11 2011-04-27 ソニー株式会社 クロック発生装置及び方法
JP2005045507A (ja) * 2003-07-28 2005-02-17 Yamaha Corp 非整数分周器
JP4727221B2 (ja) 2004-12-21 2011-07-20 ルネサスエレクトロニクス株式会社 映像信号処理装置及び映像信号処理方法
JP2007124191A (ja) * 2005-10-27 2007-05-17 Victor Co Of Japan Ltd 周波数信号変換回路及び周波数信号変換方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08328529A (ja) * 1995-05-29 1996-12-13 Canon Inc 表示装置
JPH10312182A (ja) 1997-05-14 1998-11-24 Japan Aviation Electron Ind Ltd 画像表示装置の映像信号判別回路
KR20060041917A (ko) * 2004-05-28 2006-05-12 오끼 덴끼 고오교 가부시끼가이샤 도트 클록 동기 생성회로

Also Published As

Publication number Publication date
JP4996424B2 (ja) 2012-08-08
KR20090048348A (ko) 2009-05-13
EP2058722A1 (en) 2009-05-13
US20090121767A1 (en) 2009-05-14
CN101431602B (zh) 2012-04-18
TW200937944A (en) 2009-09-01
TWI390955B (zh) 2013-03-21
CN101431602A (zh) 2009-05-13
EP2058722B1 (en) 2010-06-02
DE602008001422D1 (de) 2010-07-15
JP2009118334A (ja) 2009-05-28
US7760001B2 (en) 2010-07-20

Similar Documents

Publication Publication Date Title
KR100983998B1 (ko) 신호 처리 장치
JP2009118334A5 (https=)
US7532250B2 (en) Clock generation apparatus
JPH09200567A (ja) データセグメント同期検出回路及びその方法
KR101852967B1 (ko) 프레임 율 검출 방법 및 프레임 율 변환 방법
JP4173998B2 (ja) ジッタ・キャンセルの方法および装置
JP3496218B2 (ja) 同期信号形成用周期的同期基準発生装置および方法
JP2001320680A (ja) 信号処理装置および方法
JP4883772B2 (ja) 画像処理装置及び方法
KR100275753B1 (ko) 텔레비젼 시스템의 지터 보정장치 및 방법
US6597403B1 (en) System for generating horizontal synchronizing signal compatible with multi-scan
JP5972030B2 (ja) 信号処理装置
JP2008141402A (ja) フレーム内挿装置及びフレーム内挿方法並びに画像表示装置
JP2005252688A (ja) コンポジットアナログ／コンポーネントデジタル映像信号変換装置と変換方法、及びそれに用いるサブキャリア発生回路、輝度・色信号分離回路
JP3870022B2 (ja) テレビジョン受像機
KR101893204B1 (ko) 프레임 율 검출 방법 및 프레임 율 변환 방법
WO1998043439A9 (en) Video synchronizing signal generator
JP3959425B2 (ja) 受信装置及び表示装置
JP2001177739A (ja) ノイズ除去装置
JP2000284739A (ja) 画質補正回路
JP5063145B2 (ja) スキャンコンバート回路およびスキャンコンバート方法
JPWO2010113378A1 (ja) 水平同期生成回路、映像信号処理ｌｓｉおよび映像システム
JP2002158975A (ja) スライス回路
JP2010103901A (ja) 変調波生成装置
KR19980060658A (ko) Mpeg-2 시스템클럭 복원을 위한 디지탈 pll 회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20130822

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20140918

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20140918

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000