KR100398165B1 - 반도체집적회로장치 - Google Patents

반도체집적회로장치 Download PDF

Info

Publication number
KR100398165B1
KR100398165B1 KR1019960027010A KR19960027010A KR100398165B1 KR 100398165 B1 KR100398165 B1 KR 100398165B1 KR 1019960027010 A KR1019960027010 A KR 1019960027010A KR 19960027010 A KR19960027010 A KR 19960027010A KR 100398165 B1 KR100398165 B1 KR 100398165B1
Authority
KR
South Korea
Prior art keywords
signal
circuit
input
clock signal
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019960027010A
Other languages
English (en)
Korean (ko)
Other versions
KR970008609A (ko
Inventor
아츠코 몬마
미키 마츠모토
간지 오이시
Original Assignee
가부시끼가이샤 히다치 세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시끼가이샤 히다치 세이사꾸쇼 filed Critical 가부시끼가이샤 히다치 세이사꾸쇼
Publication of KR970008609A publication Critical patent/KR970008609A/ko
Application granted granted Critical
Publication of KR100398165B1 publication Critical patent/KR100398165B1/ko
Assigned to 엘피다 메모리 가부시키가이샤 reassignment 엘피다 메모리 가부시키가이샤 권리의 전부이전등록 Assignors: 가부시끼가이샤 히다치 세이사꾸쇼
Assigned to 피에스4 뤽스코 에스.에이.알.엘. reassignment 피에스4 뤽스코 에스.에이.알.엘. 권리의 전부이전등록 Assignors: 엘피다 메모리 가부시키가이샤
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G11C11/4082—Address Buffers; level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Logic Circuits (AREA)
KR1019960027010A 1995-07-06 1996-07-04 반도체집적회로장치 Expired - Fee Related KR100398165B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP95-194229 1995-07-06
JP19422995A JP3724654B2 (ja) 1995-07-06 1995-07-06 半導体集積回路装置

Publications (2)

Publication Number Publication Date
KR970008609A KR970008609A (ko) 1997-02-24
KR100398165B1 true KR100398165B1 (ko) 2004-07-14

Family

ID=16321116

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960027010A Expired - Fee Related KR100398165B1 (ko) 1995-07-06 1996-07-04 반도체집적회로장치

Country Status (4)

Country Link
US (1) US5801554A (https=)
JP (1) JP3724654B2 (https=)
KR (1) KR100398165B1 (https=)
TW (1) TW322553B (https=)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0158762B1 (ko) * 1994-02-17 1998-12-01 세키자와 다다시 반도체 장치
JP4042069B2 (ja) * 1996-12-26 2008-02-06 聯華電子股▲分▼有限公司 積分入力型入力回路およびそのテスト方法
KR100265591B1 (ko) * 1997-05-19 2000-11-01 김영환 클럭입력버퍼를분리시킨반도체메모리장치
US5912567A (en) * 1997-10-22 1999-06-15 Sun Microsystems, Inc. Dual differential comparator with weak equalization and narrow metastability region
US8598332B1 (en) * 1998-04-08 2013-12-03 Bayer Cropscience N.V. Methods and means for obtaining modified phenotypes
KR100272167B1 (ko) * 1998-07-13 2000-11-15 윤종용 동기식 반도체 메모리 장치의 기준 신호 발생 회로
JP3725715B2 (ja) 1998-11-27 2005-12-14 株式会社東芝 クロック同期システム
US6218863B1 (en) 1999-04-12 2001-04-17 Intel Corporation Dual mode input/output interface circuit
US6552716B1 (en) * 1999-05-05 2003-04-22 Logitech Europe, S.A. Transmission of differential optical detector signal over a single line
JP4216415B2 (ja) 1999-08-31 2009-01-28 株式会社ルネサステクノロジ 半導体装置
JP4263818B2 (ja) 1999-09-20 2009-05-13 富士通マイクロエレクトロニクス株式会社 半導体集積回路
US6392448B1 (en) 2000-02-03 2002-05-21 Teradyne, Inc. Common-mode detection circuit with cross-coupled compensation
US6300804B1 (en) 2000-02-09 2001-10-09 Teradyne, Inc. Differential comparator with dispersion reduction circuitry
JP4704541B2 (ja) * 2000-04-27 2011-06-15 エルピーダメモリ株式会社 半導体集積回路装置
JP4190706B2 (ja) 2000-07-03 2008-12-03 Ｎｅｃエレクトロニクス株式会社 半導体装置
JP2002023710A (ja) * 2000-07-06 2002-01-25 Hitachi Ltd 液晶表示装置
KR100374641B1 (ko) * 2000-11-24 2003-03-04 삼성전자주식회사 스탠바이 모드에서 지연동기 루프회로의 전력소모를감소시키기 위한 제어회로를 구비하는 반도체 메모리장치및 이의 파우워 다운 제어방법
JP2002246891A (ja) * 2001-02-16 2002-08-30 Mitsubishi Electric Corp 入力バッファ回路および半導体装置
DE10108820A1 (de) * 2001-02-23 2002-09-12 Infineon Technologies Ag Verfahren zum Betrieb eines integrierten Speichers
JP4726334B2 (ja) * 2001-06-13 2011-07-20 ルネサスエレクトロニクス株式会社 半導体装置
US6977529B2 (en) * 2002-03-01 2005-12-20 Ics Technologies, Inc. Differential clock signal detection circuit
JP3667700B2 (ja) 2002-03-06 2005-07-06 エルピーダメモリ株式会社 入力バッファ回路及び半導体記憶装置
US6798711B2 (en) * 2002-03-19 2004-09-28 Micron Technology, Inc. Memory with address management
US7155630B2 (en) * 2002-06-25 2006-12-26 Micron Technology, Inc. Method and unit for selectively enabling an input buffer based on an indication of a clock transition
KR100528789B1 (ko) * 2003-08-01 2005-11-15 주식회사 하이닉스반도체 셀프 리프래쉬 모드 진입을 위한 클럭 인에이블 버퍼
US7942901B2 (en) * 2006-04-24 2011-05-17 Warsaw Orthopedic, Inc. Connector apparatus
KR100801032B1 (ko) * 2006-11-15 2008-02-04 삼성전자주식회사 비휘발성 반도체 메모리 장치의 입력회로 및 비휘발성반도체 메모리 장치의 데이터 입력방법
JP2009020953A (ja) * 2007-07-11 2009-01-29 Elpida Memory Inc 同期式半導体装置及びこれを有するデータ処理システム
JP5600235B2 (ja) * 2007-10-11 2014-10-01 ピーエスフォー ルクスコ エスエイアールエル 半導体記憶装置、およびアドレスラッチの高速化方法
KR102393425B1 (ko) * 2015-10-20 2022-05-03 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
KR102312446B1 (ko) * 2017-09-19 2021-10-15 에스케이하이닉스 주식회사 반도체장치
US12380047B2 (en) * 2023-07-14 2025-08-05 Qualcomm Incorporated Expanded data link width for main band chip module connection in alternate modes

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4288706A (en) * 1978-10-20 1981-09-08 Texas Instruments Incorporated Noise immunity in input buffer circuit for semiconductor memory
JPS628614A (ja) * 1985-07-05 1987-01-16 Nec Corp 入力インバ−タ回路
US5019729A (en) * 1988-07-27 1991-05-28 Kabushiki Kaisha Toshiba TTL to CMOS buffer circuit
JPH04297119A (ja) * 1990-09-28 1992-10-21 Toshiba Corp 半導体集積回路
JP2523998B2 (ja) * 1991-01-31 1996-08-14 株式会社東芝 コンパレ―タ
KR930009702B1 (ko) * 1991-04-17 1993-10-08 삼성전자 주식회사 외부 바이어스를 이용한 광대역 선형 이득 조절증폭기

Also Published As

Publication number Publication date
JP3724654B2 (ja) 2005-12-07
JPH0927192A (ja) 1997-01-28
KR970008609A (ko) 1997-02-24
US5801554A (en) 1998-09-01
TW322553B (https=) 1997-12-11

Similar Documents

Publication Publication Date Title
KR100398165B1 (ko) 반도체집적회로장치
JP3220586B2 (ja) 半導体記憶装置
US6125421A (en) Independent multichannel memory architecture
US5636174A (en) Fast cycle time-low latency dynamic random access memories and systems and methods using the same
US7327613B2 (en) Input circuit for a memory device
JP2601951B2 (ja) 半導体集積回路
US7102939B2 (en) Semiconductor memory device having column address path therein for reducing power consumption
US6504789B2 (en) Semiconductor memory device
US5696729A (en) Power reducing circuit for synchronous semiconductor device
JP3754593B2 (ja) データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法
JP3894273B2 (ja) 同期式メモリ装置
KR100230415B1 (ko) 동기식 반도체 메모리장치의 칼럼 선택라인 제어회로 및 제어방법
JPH07254278A (ja) 自動プリチャージ機能を有する同期式メモリ装置
JP4392681B2 (ja) 半導体記憶装置
JPH11134860A (ja) 並列入力／データストロブクロックを有する同期型バースト半導体メモリ装置
JPH11317074A (ja) ワード線制御回路
JP3259764B2 (ja) 半導体記憶装置
GB2371663A (en) Semiconductor memory device
US6930952B2 (en) Method of reading memory device in page mode and row decoder control circuit using the same
US20050122147A1 (en) Circuit for controlling pulse width
US5963483A (en) Synchronous memory unit
JPH07130185A (ja) 半導体メモリ装置
CN1992070B (zh) 缓冲器控制电路及其控制方法、以及半导体存储器件
US5986945A (en) Memory device output circuit having multiple operating modes
US6597201B1 (en) Dynamic predecoder circuitry for memory circuits

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20120821

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

FPAY Annual fee payment

Payment date: 20130822

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20150903

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20150903

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000