KR100388585B1 - 반도체 장치 및 반도체 장치의 제조 방법 - Google Patents

반도체 장치 및 반도체 장치의 제조 방법 Download PDF

Info

Publication number
KR100388585B1
KR100388585B1 KR10-2001-0032296A KR20010032296A KR100388585B1 KR 100388585 B1 KR100388585 B1 KR 100388585B1 KR 20010032296 A KR20010032296 A KR 20010032296A KR 100388585 B1 KR100388585 B1 KR 100388585B1
Authority
KR
South Korea
Prior art keywords
substrate
oxide film
semiconductor device
film
groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2001-0032296A
Other languages
English (en)
Korean (ko)
Other versions
KR20020027161A (ko
Inventor
구로이다까시
우에노슈이찌
호리따가쯔유끼
Original Assignee
미쓰비시덴키 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미쓰비시덴키 가부시키가이샤 filed Critical 미쓰비시덴키 가부시키가이샤
Publication of KR20020027161A publication Critical patent/KR20020027161A/ko
Application granted granted Critical
Publication of KR100388585B1 publication Critical patent/KR100388585B1/ko
Assigned to 르네사스 일렉트로닉스 가부시키가이샤 reassignment 르네사스 일렉트로닉스 가부시키가이샤 권리의 전부이전등록 Assignors: 미쓰비시덴키 가부시키가이샤
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01Manufacture or treatment
    • H10W10/011Manufacture or treatment of isolation regions comprising dielectric materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • H10D62/235Channel regions of field-effect devices of FETs of IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151Manufacturing their isolation regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01Manufacture or treatment
    • H10W10/011Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/014Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H10W10/0145Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations of trenches having shapes other than rectangular or V-shape
    • H10W10/0147Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations of trenches having shapes other than rectangular or V-shape the shapes being altered by a local oxidation of silicon process, e.g. trench corner rounding by LOCOS
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/17Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
KR10-2001-0032296A 2000-10-04 2001-06-09 반도체 장치 및 반도체 장치의 제조 방법 Expired - Fee Related KR100388585B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-304372 2000-10-04
JP2000304372A JP4832629B2 (ja) 2000-10-04 2000-10-04 半導体装置

Publications (2)

Publication Number Publication Date
KR20020027161A KR20020027161A (ko) 2002-04-13
KR100388585B1 true KR100388585B1 (ko) 2003-06-25

Family

ID=18785428

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0032296A Expired - Fee Related KR100388585B1 (ko) 2000-10-04 2001-06-09 반도체 장치 및 반도체 장치의 제조 방법

Country Status (4)

Country Link
US (2) US6541825B2 (https=)
JP (1) JP4832629B2 (https=)
KR (1) KR100388585B1 (https=)
TW (1) TW490855B (https=)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4832629B2 (ja) * 2000-10-04 2011-12-07 ルネサスエレクトロニクス株式会社 半導体装置
US7248559B2 (en) 2001-10-17 2007-07-24 Nortel Networks Limited Scattered pilot pattern and channel estimation method for MIMO-OFDM systems
DE10311312B4 (de) * 2003-03-14 2007-08-16 Infineon Technologies Ag Isolatorstruktur und Verfahren zur Erzeugung von Isolatorstrukturen in einem Halbleitersubstrat
JP4578785B2 (ja) * 2003-05-21 2010-11-10 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP2005277024A (ja) * 2004-03-24 2005-10-06 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
US7129559B2 (en) * 2004-04-09 2006-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. High voltage semiconductor device utilizing a deep trench structure
US20070235783A9 (en) * 2005-07-19 2007-10-11 Micron Technology, Inc. Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions
US7772672B2 (en) 2005-09-01 2010-08-10 Micron Technology, Inc. Semiconductor constructions
KR100713924B1 (ko) * 2005-12-23 2007-05-07 주식회사 하이닉스반도체 돌기형 트랜지스터 및 그의 형성방법
US7799694B2 (en) 2006-04-11 2010-09-21 Micron Technology, Inc. Methods of forming semiconductor constructions
US7670888B2 (en) * 2007-04-11 2010-03-02 Texas Instruments Incorporated Low noise JFET
US7906390B2 (en) * 2007-07-20 2011-03-15 International Business Machines Corporation Thin gate electrode CMOS devices and methods of fabricating same
US8811339B2 (en) * 2008-07-07 2014-08-19 Blackberry Limited Handover schemes for wireless systems
JP5629450B2 (ja) * 2009-10-16 2014-11-19 キヤノン株式会社 半導体素子及び半導体素子の形成方法
US20120015474A1 (en) * 2010-07-19 2012-01-19 Yung-Chun Wu Method for fabricating silicon heterojunction solar cells
JP2014007310A (ja) * 2012-06-26 2014-01-16 Sumitomo Electric Ind Ltd 炭化珪素半導体装置の製造方法および炭化珪素半導体装置
US11322357B2 (en) * 2020-03-02 2022-05-03 Globalfoundries U.S. Inc. Buried damage layers for electrical isolation
CN113066726B (zh) * 2021-03-19 2021-11-16 弘大芯源(深圳)半导体有限公司 一种场效应晶体管的实现方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6199376A (ja) 1984-10-19 1986-05-17 Sharp Corp 半導体装置の製造方法
JP2955459B2 (ja) * 1993-12-20 1999-10-04 株式会社東芝 半導体装置の製造方法
JPH1065153A (ja) * 1996-08-15 1998-03-06 Fujitsu Ltd 半導体装置及びその製造方法
JPH10189951A (ja) 1996-12-26 1998-07-21 Sanyo Electric Co Ltd 半導体装置の製造方法
JP3519571B2 (ja) 1997-04-11 2004-04-19 株式会社ルネサステクノロジ 半導体装置の製造方法
JPH118387A (ja) * 1997-06-18 1999-01-12 Mitsubishi Electric Corp 半導体装置およびその製造方法
JPH1131742A (ja) * 1997-07-14 1999-02-02 Mitsubishi Electric Corp 半導体装置の製造方法
JP3519579B2 (ja) 1997-09-09 2004-04-19 株式会社ルネサステクノロジ 半導体装置及びその製造方法
US6025232A (en) * 1997-11-12 2000-02-15 Micron Technology, Inc. Methods of forming field effect transistors and related field effect transistor constructions
JP2000150882A (ja) * 1998-09-04 2000-05-30 Toshiba Corp Mis型半導体装置及びその製造方法
JP2000082808A (ja) * 1998-09-04 2000-03-21 Toshiba Corp 半導体装置及びその製造方法
JP3415459B2 (ja) * 1998-12-07 2003-06-09 株式会社東芝 半導体装置及びその製造方法
US6287920B1 (en) * 1999-09-07 2001-09-11 Texas Instruments Incorporated Method of making multiple threshold voltage integrated of circuit transistors
US6277710B1 (en) * 1999-11-15 2001-08-21 Chartered Semiconductor Manufacturing Ltd. Method of forming shallow trench isolation
JP4832629B2 (ja) * 2000-10-04 2011-12-07 ルネサスエレクトロニクス株式会社 半導体装置

Also Published As

Publication number Publication date
US20020038901A1 (en) 2002-04-04
US6841440B2 (en) 2005-01-11
US6541825B2 (en) 2003-04-01
US20030143810A1 (en) 2003-07-31
TW490855B (en) 2002-06-11
JP4832629B2 (ja) 2011-12-07
JP2002110976A (ja) 2002-04-12
KR20020027161A (ko) 2002-04-13

Similar Documents

Publication Publication Date Title
KR100388585B1 (ko) 반도체 장치 및 반도체 장치의 제조 방법
US8043918B2 (en) Semiconductor device and its manufacturing method
US7790551B2 (en) Method for fabricating a transistor having a recess gate structure
US7465637B2 (en) Method for manufacturing semiconductor device
KR100397096B1 (ko) 반도체 장치 및 그 제조 방법
US6469347B1 (en) Buried-channel semiconductor device, and manufacturing method thereof
US7611947B2 (en) Method of manufacturing semiconductor device
JP2001156290A (ja) 半導体装置
US5913122A (en) Method of making high breakdown voltage twin well device with source/drain regions widely spaced from FOX regions
US7348235B2 (en) Semiconductor device and method of manufacturing the same
US6974987B2 (en) Semiconductor device
US7256439B2 (en) Trench capacitor array having well contacting merged plate
US6071763A (en) Method of fabricating layered integrated circuit
KR20170001945A (ko) 반도체 장치
WO2007069292A1 (ja) 半導体装置およびその製造方法
KR100321088B1 (ko) 반도체 장치 및 그 제조방법
KR100714949B1 (ko) 반도체 장치 및 그 제조 방법
US20080173952A1 (en) Semiconductor device and manufacturing method thereof
US6291327B1 (en) Optimization of S/D annealing to minimize S/D shorts in memory array
US20070145478A1 (en) High voltage semiconductor device and method of manufacturing the same
US20250366021A1 (en) Pdsoi transistor and method for fabricating same
US20250366020A1 (en) Pdsoi transistor and method for fabricating same
US6110764A (en) Method of manufacturing an assembly with different types of high-voltage metal-oxide-semiconductor devices
US20030222289A1 (en) Semiconductor device and method of fabricating the same
KR20080079493A (ko) 웰 바이어스 전압을 인가할 수 있는 반도체소자 및 그제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20060525

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20070523

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20080522

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20090525

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

FPAY Annual fee payment

Payment date: 20100525

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20110526

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20120521

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

FPAY Annual fee payment

Payment date: 20130524

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

FPAY Annual fee payment

Payment date: 20140530

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

FPAY Annual fee payment

Payment date: 20150515

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20160611

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20160611

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000