KR100223277B1 - 플래쉬 메모리 소자의 제조 방법 - Google Patents

플래쉬 메모리 소자의 제조 방법 Download PDF

Info

Publication number
KR100223277B1
KR100223277B1 KR1019960072533A KR19960072533A KR100223277B1 KR 100223277 B1 KR100223277 B1 KR 100223277B1 KR 1019960072533 A KR1019960072533 A KR 1019960072533A KR 19960072533 A KR19960072533 A KR 19960072533A KR 100223277 B1 KR100223277 B1 KR 100223277B1
Authority
KR
South Korea
Prior art keywords
oxide film
film
polysilicon layer
memory device
region
Prior art date
Application number
KR1019960072533A
Other languages
English (en)
Korean (ko)
Other versions
KR19980053429A (ko
Inventor
김종오
Original Assignee
김영환
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대전자산업주식회사 filed Critical 김영환
Priority to KR1019960072533A priority Critical patent/KR100223277B1/ko
Priority to JP9296556A priority patent/JPH10189922A/ja
Publication of KR19980053429A publication Critical patent/KR19980053429A/ko
Application granted granted Critical
Publication of KR100223277B1 publication Critical patent/KR100223277B1/ko

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42Simultaneous manufacture of periphery and memory cells
    • H10B41/43Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/46Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with an inter-gate dielectric layer also being used as part of the peripheral transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32055Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
KR1019960072533A 1996-12-26 1996-12-26 플래쉬 메모리 소자의 제조 방법 KR100223277B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019960072533A KR100223277B1 (ko) 1996-12-26 1996-12-26 플래쉬 메모리 소자의 제조 방법
JP9296556A JPH10189922A (ja) 1996-12-26 1997-10-29 フラッシュメモリ素子の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960072533A KR100223277B1 (ko) 1996-12-26 1996-12-26 플래쉬 메모리 소자의 제조 방법

Publications (2)

Publication Number Publication Date
KR19980053429A KR19980053429A (ko) 1998-09-25
KR100223277B1 true KR100223277B1 (ko) 1999-10-15

Family

ID=19491113

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960072533A KR100223277B1 (ko) 1996-12-26 1996-12-26 플래쉬 메모리 소자의 제조 방법

Country Status (2)

Country Link
JP (1) JPH10189922A (ja)
KR (1) KR100223277B1 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3895069B2 (ja) * 1999-02-22 2007-03-22 株式会社東芝 半導体装置とその製造方法
KR100751661B1 (ko) * 2001-06-21 2007-08-23 주식회사 하이닉스반도체 플래쉬 메모리 셀의 제조 방법
KR100650699B1 (ko) * 2001-06-21 2006-11-27 삼성전자주식회사 별개의 게이트 구조를 갖는 반도체 장치의 게이트 형성방법
KR100824153B1 (ko) * 2001-12-18 2008-04-21 주식회사 하이닉스반도체 반도체 소자의 제조 방법

Also Published As

Publication number Publication date
KR19980053429A (ko) 1998-09-25
JPH10189922A (ja) 1998-07-21

Similar Documents

Publication Publication Date Title
US7763928B2 (en) Multi-time programmable memory
KR20030010212A (ko) 불휘발성 메모리 장치의 평탄화 방법
JP2734433B2 (ja) 不揮発性半導体記憶装置の製造方法
JP4283763B2 (ja) スプリットゲート型フラッシュメモリー素子の製造方法
KR100223277B1 (ko) 플래쉬 메모리 소자의 제조 방법
JP4391354B2 (ja) 側壁方式を用いたフラッシュメモリの形成方法
KR100526476B1 (ko) 스플릿 게이트형 플래쉬 메모리 소자의제조방법
US6509228B1 (en) Etching procedure for floating gate formation of a flash memory device
KR20060075442A (ko) 플래쉬 메모리 소자의 제조방법
KR100284307B1 (ko) 플래쉬 이이피롬 제조방법
KR100549346B1 (ko) 플래쉬 이이피롬의 제조 방법
KR100521378B1 (ko) 반도체 장치의 게이트 절연막 및 그 형성 방법
KR100444612B1 (ko) 반도체 메모리 소자의 제조 방법
KR100466191B1 (ko) 플래쉬 메모리 소자의 제조 방법
KR19980043614A (ko) 비휘발성 메모리 소자의 제조방법
KR100444841B1 (ko) 플래쉬 메모리 셀의 제조 방법
KR100300871B1 (ko) 반도체메모리장치의게이트산화막형성방법
KR100192442B1 (ko) 반도체 메모리 소자 및 그 제조방법
KR0150669B1 (ko) 반도체 소자의 유전체막 형성방법
KR20000044855A (ko) 플래쉬 메모리 소자의 제조 방법
KR100309813B1 (ko) 스플릿게이트형플래쉬메모리셀의제조방법
KR100751685B1 (ko) 게이트 형성 방법
KR100316527B1 (ko) 플래시 메모리 제조방법
KR100624947B1 (ko) 플래시 메모리 소자 및 그 제조 방법
KR0150687B1 (ko) 플래쉬 이이피롬 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080619

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee