JPWO2011114774A1 - 半導体素子内蔵基板およびその製造方法 - Google Patents
半導体素子内蔵基板およびその製造方法 Download PDFInfo
- Publication number
- JPWO2011114774A1 JPWO2011114774A1 JP2012505548A JP2012505548A JPWO2011114774A1 JP WO2011114774 A1 JPWO2011114774 A1 JP WO2011114774A1 JP 2012505548 A JP2012505548 A JP 2012505548A JP 2012505548 A JP2012505548 A JP 2012505548A JP WO2011114774 A1 JPWO2011114774 A1 JP WO2011114774A1
- Authority
- JP
- Japan
- Prior art keywords
- surface side
- semiconductor element
- wiring
- chip
- chip component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73259—Bump and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
- H05K1/187—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding the patterned circuits being prefabricated circuits, which are not yet attached to a permanent insulating substrate, e.g. on a temporary carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
- H05K2203/1469—Circuit made after mounting or encapsulation of the components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
半導体素子を内蔵する配線基板であって、
前記配線基板は、
前記半導体素子と、
チップ部品と、
該半導体素子および該チップ部品の少なくとも外周側面を覆う周辺絶縁層と、
当該配線基板の上面側に設けられた上面側配線と、
当該配線基板の下面側に設けられた下面側配線とを含み、
前記半導体素子は、その上面側に端子を有し、該端子は前記上面側配線と電気的に接続され、
前記チップ部品は、
前記上面側配線と電気的に接続する上面側端子と、
前記下面側配線と電気的に接続する下面側端子と、
当該チップ部品を貫通し、該上面側端子と該下面側端子とを接続するチップ貫通ビアとを有する、半導体素子内蔵基板が提供される。
半導体素子を内蔵する配線基板の製造方法であって、
支持体上に、上面側に端子を有する半導体素子をその下面を支持体側に向けて搭載する工程と、
前記支持体上に、上面側および下面側に端子を有するチップ部品を搭載する工程と、
前記半導体素子および前記チップ部品を覆う周辺絶縁層を形成する工程と、
前記支持体を除去する工程と、
前記チップ部品の下面側端子に電気的に接続する第1配線を形成する工程と、
前記半導体素子の端子および前記チップ部品の上面側端子に電気的に接続する第2配線を形成する工程を含み、
前記チップ部品は、当該チップ部品を貫通し、前記上面側端子と前記下面側端子とを接続するチップ貫通ビアを有している、製造方法が提供される。
半導体素子を内蔵する配線基板の製造方法であって、
支持体上に、少なくとも第1配線を形成する工程と、
前記支持体上に、上面側に端子を有する半導体素子をその下面を支持体側に向けて搭載する工程と、
前記支持体上に、上面側および下面側に端子を有するチップ部品を、該下面側の端子が前記第1配線に電気的に接続するように搭載する工程と、
前記半導体素子および前記チップ部品を覆う周辺絶縁層を形成する工程と、
前記支持体を除去する工程と、
前記半導体素子の端子および前記チップ部品の上面側端子に電気的に接続する第2配線を形成する工程を含み、
前記チップ部品は、当該チップ部品を貫通し、前記上面側端子と前記下面側端子とを接続するチップ貫通ビアを有している、製造方法が提供される。
図1は、本発明の第1の実施形態の半導体素子内蔵基板を示す断面図である。
図10は、本発明の第2の実施形態の半導体素子内蔵基板を示す断面図である。本実施形態の半導体素子内蔵基板は、LSIチップ11とTSVチップ12の側方の絶縁層16に、半導体素子内蔵基板23の表裏の配線18a、18bを接続するチップ側方ビア21が設けられている以外は第1の実施形態と同様である。
図12(a)から(f)は、半導体素子内蔵基板の製造方法の一例を工程順に示す断面図である。この製造方法により、図8に示す半導体素子内蔵基板を製造することができる。
図13(a)から(e)は、半導体素子内蔵基板の製造方法の他の例を工程順に示す断面図である。
図14(a)から(e)は、半導体素子内蔵基板の製造方法の他の例を工程順に示す断面図である。この製造方法により、図8に示す構造において、絶縁層16a、16b及び16cを貫通するチップ側方ビア21が設けられた半導体素子内蔵基板を製造することができる。
12 TSVチップ
13 端子
14 端子
15 端子
16、16a、16b、16c、16d 絶縁層
16e ソルダーレジスト
17a、17b、17c、17d、17e ビア
18a、18b 配線
19 半田ボール
20 接着層
21 チップ側方ビア
22 支持体
23 半導体素子内蔵基板
24 TSV
Claims (24)
- 半導体素子を内蔵する配線基板であって、
前記配線基板は、
前記半導体素子と、
チップ部品と、
該半導体素子および該チップ部品の少なくとも外周側面を覆う周辺絶縁層と、
当該配線基板の上面側に設けられた上面側配線と、
当該配線基板の下面側に設けられた下面側配線とを含み、
前記半導体素子は、その上面側に端子を有し、該端子は前記上面側配線と電気的に接続され、
前記チップ部品は、
前記上面側配線と電気的に接続する上面側端子と、
前記下面側配線と電気的に接続する下面側端子と、
当該チップ部品を貫通し、該上面側端子と該下面側端子とを接続するチップ貫通ビアとを有する、半導体素子内蔵基板。 - 前記半導体素子は、半導体回路を有する半導体チップであり、
前記チップ部品は、半導体回路を有しない半導体チップである、請求項1に記載の半導体素子内蔵基板。 - 前記チップ部品の平面面積が、前記半導体素子の平面面積より大きい、請求項1又は2に記載の半導体素子内蔵基板。
- 複数の前記チップ部品が、前記半導体素子の外周側面を囲むように配置されている、請求項1から3のいずれか一項に記載の半導体素子内蔵基板。
- 前記半導体素子の端子は、ビアを介して前記上面側配線に接続され、
前記チップ部品の上面側端子は、ビアを介して前記上面側配線と接続され、
前記チップ部品の下面側端子は、ビアを介して前記下面側配線と接続されている、請求項1から4のいずれか一項に記載の半導体素子内蔵基板。 - 前記半導体素子の端子は、ビアを介して前記上面側配線に接続され、
前記チップ部品の上面側端子は、ビアを介して前記上面側配線と接続され、
前記チップ部品の下面側端子は、半田部材を介して前記下面側配線と接続されている、請求項1から4のいずれか一項に記載の半導体素子内蔵基板。 - 前記周辺絶縁層は、前記半導体素子の下面および前記チップ部品の下面を覆う下面側絶縁層と、該半導体素子の外周側面および該チップ部品の外周側面を取り囲む補強絶縁層と、該半導体素子の上面および該チップ部品の上面を覆う上面側絶縁層を含む、請求項1から6のいずれか一項に記載の半導体素子内蔵基板。
- 前記半導体素子および前記チップ部品の周囲の領域に、前記周辺絶縁層を貫通するチップ側方ビアが設けられている、請求項1から7のいずれか一項に記載の半導体素子内蔵基板。
- 前記チップ側方ビアの外径は、前記チップ貫通ビアの外径より大きい、請求項8に記載の半導体素子内蔵基板。
- 前記チップ側方ビアには電源またはグランドが伝送され、前記チップ貫通ビアには信号が伝送される、請求項9に記載の半導体素子内蔵基板。
- 前記上面側配線を覆う保護絶縁膜を有し、
該保護絶縁膜は開口を有し、該開口内の該上面側配線の露出部からなる外部端子、または該開口に設けられた導電部からなる外部端子を備えた、請求項1から10のいずれか一項に記載の半導体素子内蔵基板。 - 前記配線基板の上面側に交互に設けられた配線と絶縁層を含む多層配線構造を有する、請求項1から10のいずれか一項に記載の半導体素子内蔵基板。
- 前記上面側の多層配線構造の最上層側に開口をもつ絶縁層を有し、該開口内の配線の露出部からなる外部端子、または該開口に設けられた導電部からなる外部端子を備えた、請求項12に記載の半導体素子内蔵基板。
- 前記配線基板の下面側に交互に設けられた配線と絶縁層を含む多層配線構造を有する、請求項1から13のいずれか一項に記載の半導体素子内蔵基板。
- 前記下面側の多層配線構造の最下層側に開口をもつ絶縁層を有し、該開口内の配線の露出部からなる外部端子、または該開口に設けられた導電部からなる外部端子を備えた、請求項14に記載の半導体素子内蔵基板。
- 前記下面側配線を覆う保護絶縁膜を有し、
前記保護絶縁膜は開口を有し、該開口内の前記下面側配線の露出部からなる外部端子、または該開口に設けられた導電部からなる外部端子を備えた、請求項1から13のいずれか一項に記載の半導体素子内蔵基板。 - 半導体素子を内蔵する配線基板の製造方法であって、
支持体上に、上面側に端子を有する半導体素子をその下面を支持体側に向けて搭載する工程と、
前記支持体上に、上面側および下面側に端子を有するチップ部品を搭載する工程と、
前記半導体素子および前記チップ部品を覆う周辺絶縁層を形成する工程と、
前記支持体を除去する工程と、
前記チップ部品の下面側端子に電気的に接続する第1配線を形成する工程と、
前記半導体素子の端子および前記チップ部品の上面側端子に電気的に接続する第2配線を形成する工程を含み、
前記チップ部品は、当該チップ部品を貫通し、前記上面側端子と前記下面側端子とを接続するチップ貫通ビアを有している、製造方法。 - 前記支持体上に下地絶縁層を形成する工程をさらに含み、該下地絶縁層上に、前記半導体素子および前記チップ部品を搭載する請求項17に記載の製造方法。
- 前記半導体素子および前記チップ部品は、それぞれ接着層を介して搭載される、請求項17又は18に記載の製造方法。
- 半導体素子を内蔵する配線基板の製造方法であって、
支持体上に、少なくとも第1配線を形成する工程と、
前記支持体上に、上面側に端子を有する半導体素子をその下面を支持体側に向けて搭載する工程と、
前記支持体上に、上面側および下面側に端子を有するチップ部品を、該下面側の端子が前記第1配線に電気的に接続するように搭載する工程と、
前記半導体素子および前記チップ部品を覆う周辺絶縁層を形成する工程と、
前記支持体を除去する工程と、
前記半導体素子の端子および前記チップ部品の上面側端子に電気的に接続する第2配線を形成する工程を含み、
前記チップ部品は、当該チップ部品を貫通し、前記上面側端子と前記下面側端子とを接続するチップ貫通ビアを有している、製造方法。 - 前記第1配線を形成する工程において、該第1配線を最上層側の配線として含み、前記支持体上に交互に設けられた配線および絶縁層を含む多層配線構造を形成し、
該多層配線構造上に前記半導体素子および前記チップ部品が搭載され、
該チップ部品の下面側の端子が該第1配線に電気的に接続される、請求項20に記載の製造方法。 - 前記チップ部品の下面側端子は、半田部材を介して前記第1配線に接続される、請求項20又は21に記載の製造方法。
- 前記周辺絶縁層は、前記半導体素子および前記チップ部品の外周側面を取り囲む第1絶縁層と、前記半導体素子および前記チップ部品の上面を覆う第2絶縁層を含む、請求項17から22のいずれか一項に記載の製造方法。
- 前記第1絶縁層は補強材を含む、請求項23に記載の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012505548A JP5423874B2 (ja) | 2010-03-18 | 2011-01-25 | 半導体素子内蔵基板およびその製造方法 |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010062776 | 2010-03-18 | ||
JP2010062776 | 2010-03-18 | ||
PCT/JP2011/051295 WO2011114774A1 (ja) | 2010-03-18 | 2011-01-25 | 半導体素子内蔵基板およびその製造方法 |
JP2012505548A JP5423874B2 (ja) | 2010-03-18 | 2011-01-25 | 半導体素子内蔵基板およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2011114774A1 true JPWO2011114774A1 (ja) | 2013-06-27 |
JP5423874B2 JP5423874B2 (ja) | 2014-02-19 |
Family
ID=44648883
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012505548A Active JP5423874B2 (ja) | 2010-03-18 | 2011-01-25 | 半導体素子内蔵基板およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8810008B2 (ja) |
JP (1) | JP5423874B2 (ja) |
WO (1) | WO2011114774A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015070269A (ja) * | 2013-09-26 | 2015-04-13 | ゼネラル・エレクトリック・カンパニイ | 埋め込み型半導体デバイスパッケージおよびその製造方法 |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012157426A1 (ja) * | 2011-05-13 | 2012-11-22 | イビデン株式会社 | 配線板及びその製造方法 |
US20130193575A1 (en) * | 2012-01-27 | 2013-08-01 | Skyworks Solutions, Inc. | Optimization of copper plating through wafer via |
US9613917B2 (en) | 2012-03-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) device with integrated passive device in a via |
US20140035935A1 (en) * | 2012-08-03 | 2014-02-06 | Qualcomm Mems Technologies, Inc. | Passives via bar |
US10115671B2 (en) | 2012-08-03 | 2018-10-30 | Snaptrack, Inc. | Incorporation of passives and fine pitch through via for package on package |
US9165887B2 (en) | 2012-09-10 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with discrete blocks |
US8975726B2 (en) | 2012-10-11 | 2015-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | POP structures and methods of forming the same |
US9391041B2 (en) | 2012-10-19 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out wafer level package structure |
JP2014099526A (ja) * | 2012-11-15 | 2014-05-29 | Fujitsu Ltd | 半導体装置、半導体装置の製造方法、電子装置及び電子装置の製造方法 |
US9496211B2 (en) * | 2012-11-21 | 2016-11-15 | Intel Corporation | Logic die and other components embedded in build-up layers |
JP2014146741A (ja) * | 2013-01-30 | 2014-08-14 | Fujitsu Ltd | 半導体装置の製造方法及び導電性構造体 |
US9627338B2 (en) * | 2013-03-06 | 2017-04-18 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming ultra high density embedded semiconductor die package |
JP5699344B2 (ja) * | 2013-03-26 | 2015-04-08 | 大日本印刷株式会社 | 部品内蔵配線板、部品内蔵配線板の製造方法 |
US9119313B2 (en) * | 2013-04-25 | 2015-08-25 | Intel Corporation | Package substrate with high density interconnect design to capture conductive features on embedded die |
US8928117B1 (en) * | 2013-08-01 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip package structure and method of forming same |
TWI525863B (zh) * | 2013-09-10 | 2016-03-11 | The wafer package structure is packaged using a wafer package structure A module, and a method of manufacturing the wafer package structure | |
CN104425682A (zh) * | 2013-09-10 | 2015-03-18 | 菱生精密工业股份有限公司 | 芯片封装结构、其制造方法,及使用其的芯片封装模块 |
JP2015070146A (ja) * | 2013-09-30 | 2015-04-13 | 力成科技股▲分▼有限公司 | 半導体装置 |
US9373527B2 (en) | 2013-10-30 | 2016-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip on package structure and method |
US9679839B2 (en) | 2013-10-30 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip on package structure and method |
JP2015130443A (ja) * | 2014-01-08 | 2015-07-16 | 富士通株式会社 | 部品内蔵基板の製造方法 |
US9806051B2 (en) * | 2014-03-04 | 2017-10-31 | General Electric Company | Ultra-thin embedded semiconductor device package and method of manufacturing thereof |
SG10201400390YA (en) * | 2014-03-05 | 2015-10-29 | Delta Electronics Int L Singapore Pte Ltd | Package structure |
US9735129B2 (en) * | 2014-03-21 | 2017-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and methods of forming the same |
US9318452B2 (en) * | 2014-03-21 | 2016-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and methods of forming the same |
US10056352B2 (en) | 2014-07-11 | 2018-08-21 | Intel IP Corporation | High density chip-to-chip connection |
RU2655678C1 (ru) | 2014-09-18 | 2018-05-29 | Интел Корпорейшн | Способ встраивания компонентов wlcsp в e-wlb и в e-plb |
JP6048481B2 (ja) * | 2014-11-27 | 2016-12-21 | 株式会社豊田自動織機 | 電子機器 |
KR102356810B1 (ko) * | 2015-01-22 | 2022-01-28 | 삼성전기주식회사 | 전자부품내장형 인쇄회로기판 및 그 제조방법 |
DE102015104641A1 (de) * | 2015-03-26 | 2016-09-29 | At & S Austria Technologie & Systemtechnik Ag | Träger mit passiver Kühlfunktion für ein Halbleiterbauelement |
SG10201504271YA (en) * | 2015-05-29 | 2016-12-29 | Delta Electronics Int’L Singapore Pte Ltd | Power module |
US9748227B2 (en) * | 2015-07-15 | 2017-08-29 | Apple Inc. | Dual-sided silicon integrated passive devices |
DE102015121044B4 (de) | 2015-12-03 | 2020-02-06 | Infineon Technologies Ag | Anschlussblock mit zwei Arten von Durchkontaktierungen und elektronische Vorrichtung, einen Anschlussblock umfassend |
US9852988B2 (en) | 2015-12-18 | 2017-12-26 | Invensas Bonding Technologies, Inc. | Increased contact alignment tolerance for direct bonding |
US20170287838A1 (en) * | 2016-04-02 | 2017-10-05 | Intel Corporation | Electrical interconnect bridge |
US10446487B2 (en) | 2016-09-30 | 2019-10-15 | Invensas Bonding Technologies, Inc. | Interface structures and methods for forming same |
US10580735B2 (en) | 2016-10-07 | 2020-03-03 | Xcelsis Corporation | Stacked IC structure with system level wiring on multiple sides of the IC die |
KR20230156179A (ko) * | 2016-12-29 | 2023-11-13 | 아데이아 세미컨덕터 본딩 테크놀로지스 인코포레이티드 | 집적된 수동 컴포넌트를 구비한 접합된 구조체 |
US10629577B2 (en) | 2017-03-16 | 2020-04-21 | Invensas Corporation | Direct-bonded LED arrays and applications |
US10784191B2 (en) | 2017-03-31 | 2020-09-22 | Invensas Bonding Technologies, Inc. | Interface structures and methods for forming same |
CN107170731A (zh) * | 2017-05-05 | 2017-09-15 | 华为技术有限公司 | 嵌入式基板及其制造方法 |
US10886263B2 (en) * | 2017-09-29 | 2021-01-05 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor package assemblies including double sided redistribution layers |
EP3732719A4 (en) * | 2017-12-29 | 2021-11-17 | Intel Corporation | MICROELECTRONIC ARRANGEMENTS |
US11169326B2 (en) | 2018-02-26 | 2021-11-09 | Invensas Bonding Technologies, Inc. | Integrated optical waveguides, direct-bonded waveguide interface joints, optical routing and interconnects |
US11276676B2 (en) | 2018-05-15 | 2022-03-15 | Invensas Bonding Technologies, Inc. | Stacked devices and methods of fabrication |
US10910344B2 (en) | 2018-06-22 | 2021-02-02 | Xcelsis Corporation | Systems and methods for releveled bump planes for chiplets |
US10490479B1 (en) * | 2018-06-25 | 2019-11-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Packaging of semiconductor device with antenna and heat spreader |
US11515291B2 (en) | 2018-08-28 | 2022-11-29 | Adeia Semiconductor Inc. | Integrated voltage regulator and passive components |
KR102547250B1 (ko) * | 2018-12-20 | 2023-06-23 | 삼성전자주식회사 | 반도체 패키지 |
CN111356302A (zh) * | 2018-12-21 | 2020-06-30 | 深南电路股份有限公司 | 电路板及其制造方法 |
CN111682003B (zh) | 2019-03-11 | 2024-04-19 | 奥特斯奥地利科技与系统技术有限公司 | 包括具有竖向贯通连接件的部件的部件承载件 |
US11901281B2 (en) | 2019-03-11 | 2024-02-13 | Adeia Semiconductor Bonding Technologies Inc. | Bonded structures with integrated passive component |
US11296053B2 (en) | 2019-06-26 | 2022-04-05 | Invensas Bonding Technologies, Inc. | Direct bonded stack structures for increased reliability and improved yield in microelectronics |
US11139179B2 (en) * | 2019-09-09 | 2021-10-05 | Advanced Semiconductor Engineering, Inc. | Embedded component package structure and manufacturing method thereof |
US11762200B2 (en) | 2019-12-17 | 2023-09-19 | Adeia Semiconductor Bonding Technologies Inc. | Bonded optical devices |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2712091B2 (ja) | 1990-03-30 | 1998-02-10 | 株式会社東芝 | 印刷配線板の接続装置 |
JP4033157B2 (ja) * | 2004-03-29 | 2008-01-16 | 松下電器産業株式会社 | 導電路形成方法 |
JP4528018B2 (ja) | 2004-04-26 | 2010-08-18 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
JP4575071B2 (ja) | 2004-08-02 | 2010-11-04 | 新光電気工業株式会社 | 電子部品内蔵基板の製造方法 |
JP4976840B2 (ja) | 2006-12-22 | 2012-07-18 | 株式会社東芝 | プリント配線板、プリント配線板の製造方法および電子機器 |
US8586465B2 (en) * | 2007-06-07 | 2013-11-19 | United Test And Assembly Center Ltd | Through silicon via dies and packages |
US20090115026A1 (en) * | 2007-11-05 | 2009-05-07 | Texas Instruments Incorporated | Semiconductor device having through-silicon vias for high current,high frequency, and heat dissipation |
JP5221228B2 (ja) * | 2008-07-10 | 2013-06-26 | 日本特殊陶業株式会社 | 部品内蔵配線基板及びその製造方法 |
WO2010024233A1 (ja) * | 2008-08-27 | 2010-03-04 | 日本電気株式会社 | 機能素子を内蔵可能な配線基板及びその製造方法 |
US8587129B2 (en) * | 2009-07-31 | 2013-11-19 | Stats Chippac Ltd. | Integrated circuit packaging system with through silicon via base and method of manufacture thereof |
-
2011
- 2011-01-25 WO PCT/JP2011/051295 patent/WO2011114774A1/ja active Application Filing
- 2011-01-25 US US13/635,621 patent/US8810008B2/en active Active
- 2011-01-25 JP JP2012505548A patent/JP5423874B2/ja active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015070269A (ja) * | 2013-09-26 | 2015-04-13 | ゼネラル・エレクトリック・カンパニイ | 埋め込み型半導体デバイスパッケージおよびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US8810008B2 (en) | 2014-08-19 |
US20130009325A1 (en) | 2013-01-10 |
WO2011114774A1 (ja) | 2011-09-22 |
JP5423874B2 (ja) | 2014-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5423874B2 (ja) | 半導体素子内蔵基板およびその製造方法 | |
US20210020591A1 (en) | Semiconductor device and manufacturing method thereof | |
JP5605429B2 (ja) | 半導体素子内蔵配線基板 | |
US8766440B2 (en) | Wiring board with built-in semiconductor element | |
TWI402017B (zh) | 半導體裝置及其製造方法 | |
JP4953132B2 (ja) | 半導体装置 | |
KR101412718B1 (ko) | 반도체 패키지 및 적층형 반도체 패키지 | |
WO2010041630A1 (ja) | 半導体装置及びその製造方法 | |
JP5692217B2 (ja) | 機能素子内蔵基板 | |
JP4921354B2 (ja) | 半導体パッケージ及びその製造方法 | |
JP2005327984A (ja) | 電子部品及び電子部品実装構造の製造方法 | |
KR20140083657A (ko) | 인터포저가 임베디드 되는 전자 모듈 및 그 제조방법 | |
JPWO2008056499A1 (ja) | 半導体装置およびその製造方法 | |
JPWO2010134511A1 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP5310103B2 (ja) | 半導体装置及びその製造方法 | |
JP5413371B2 (ja) | 半導体装置及びその製造方法 | |
WO2010047228A1 (ja) | 配線基板およびその製造方法 | |
JP5589735B2 (ja) | 電子部品内蔵基板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130514 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130710 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130806 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131004 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131029 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131111 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5423874 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |