JPS6464194A - C-mos address buffer - Google Patents
C-mos address bufferInfo
- Publication number
- JPS6464194A JPS6464194A JP63002356A JP235688A JPS6464194A JP S6464194 A JPS6464194 A JP S6464194A JP 63002356 A JP63002356 A JP 63002356A JP 235688 A JP235688 A JP 235688A JP S6464194 A JPS6464194 A JP S6464194A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- fet
- inversion
- address
- trigger
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR870000345A KR880009375A (ko) | 1987-01-17 | 1987-01-17 | 씨모오스 어드레스 버퍼 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6464194A true JPS6464194A (en) | 1989-03-10 |
JPH0583997B2 JPH0583997B2 (ja) | 1993-11-30 |
Family
ID=19259005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63002356A Granted JPS6464194A (en) | 1987-01-17 | 1988-01-08 | C-mos address buffer |
Country Status (3)
Country | Link |
---|---|
US (1) | US4825420A (ja) |
JP (1) | JPS6464194A (ja) |
KR (1) | KR880009375A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5070524A (en) * | 1989-10-30 | 1991-12-03 | Kabushiki Kaisha Toshiba | Telephone system |
KR100482767B1 (ko) * | 2002-07-15 | 2005-04-14 | 주식회사 하이닉스반도체 | 어드레스 버퍼 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR920004385B1 (ko) * | 1989-11-18 | 1992-06-04 | 삼성전자 주식회사 | 파워 전원공급시 체인 프리챠아지 회로 |
US5030853A (en) * | 1990-03-21 | 1991-07-09 | Thunderbird Technologies, Inc. | High speed logic and memory family using ring segment buffer |
US5105105A (en) * | 1990-03-21 | 1992-04-14 | Thunderbird Technologies, Inc. | High speed logic and memory family using ring segment buffer |
US5144168A (en) * | 1990-08-17 | 1992-09-01 | Texas Instruments Incorporated | Self latching input buffer |
KR0172420B1 (ko) * | 1995-12-27 | 1999-03-30 | 김광호 | 고속의 어드레스 입력을 위한 어드레스 버퍼 |
US5691953A (en) * | 1996-04-09 | 1997-11-25 | United Microelectronics Corporation | Address buffer for high speed static random-access-memory devices |
KR100437622B1 (ko) * | 1997-06-23 | 2004-09-04 | 주식회사 하이닉스반도체 | 입력회로 |
DE19949144C1 (de) * | 1999-10-12 | 2001-02-01 | Texas Instruments Deutschland | Digitale Treiberschaltung |
US6433602B1 (en) * | 2000-08-30 | 2002-08-13 | Lattice Semiconductor Corp. | High speed Schmitt Trigger with low supply voltage |
US10803949B2 (en) * | 2019-03-07 | 2020-10-13 | Spin Memory, Inc. | Master slave level shift latch for word line decoder memory architecture |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5957525A (ja) * | 1982-09-28 | 1984-04-03 | Fujitsu Ltd | Cmis回路装置 |
JPH0762958B2 (ja) * | 1983-06-03 | 1995-07-05 | 株式会社日立製作所 | Mos記憶装置 |
-
1987
- 1987-01-17 KR KR870000345A patent/KR880009375A/ko not_active Application Discontinuation
-
1988
- 1988-01-07 US US07/141,515 patent/US4825420A/en not_active Expired - Lifetime
- 1988-01-08 JP JP63002356A patent/JPS6464194A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5070524A (en) * | 1989-10-30 | 1991-12-03 | Kabushiki Kaisha Toshiba | Telephone system |
KR100482767B1 (ko) * | 2002-07-15 | 2005-04-14 | 주식회사 하이닉스반도체 | 어드레스 버퍼 |
Also Published As
Publication number | Publication date |
---|---|
US4825420A (en) | 1989-04-25 |
KR880009375A (ko) | 1988-09-15 |
JPH0583997B2 (ja) | 1993-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0198677A3 (en) | Programmable logic storage element for programmable logic devices | |
JPS6449419A (en) | Cmos vlsi output driver with controlled rising and falling time | |
JPS6418312A (en) | Four-state input/output control circuit | |
KR960009247B1 (en) | Data output buffer of semiconductor integrated circuit | |
KR890004212B1 (en) | Complementary logic circuit | |
JPS6464194A (en) | C-mos address buffer | |
KR830009695A (ko) | 중재회로 | |
KR880006850A (ko) | 3스테이트 부설 상보형 mos집적회로 | |
JPS553234A (en) | Self-supporting cmos latch circuit | |
JPS5555621A (en) | Oscillator | |
JPS55141825A (en) | Cmos output circuit | |
KR950010366A (ko) | 2 입력 기능들을 전부 제공하기 위한 베이스 셀 소자 | |
JPS6453177A (en) | Semiconductor integrated circuit device | |
JPS5696530A (en) | Driving circuit of tri-state type | |
JPS57122562A (en) | Semiconductor integrated circuit | |
JPS6442720A (en) | Clock generating circuit | |
EP0284936A3 (en) | Ttl-compatible cell for cmos integrated circuits | |
JPS5534577A (en) | Clock driver circuit | |
JPS56147235A (en) | Carry signal generating circuit | |
FR2433263A1 (fr) | Agencement de circuit pour le declenchement de composants a declenchement par un bord | |
JPS6281118A (ja) | 入出力回路 | |
JPS648656A (en) | Semiconductor integrated circuit device | |
JPS5669931A (en) | Tristate buffer circuit | |
DE3775122D1 (de) | Abtasttaktgesteuerte schwellwertschaltung in c-mos-technik. | |
JPH0254617A (ja) | 入出力バッファ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071130 Year of fee payment: 14 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081130 Year of fee payment: 15 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081130 Year of fee payment: 15 |