JPS56147235A - Carry signal generating circuit - Google Patents
Carry signal generating circuitInfo
- Publication number
- JPS56147235A JPS56147235A JP5078680A JP5078680A JPS56147235A JP S56147235 A JPS56147235 A JP S56147235A JP 5078680 A JP5078680 A JP 5078680A JP 5078680 A JP5078680 A JP 5078680A JP S56147235 A JPS56147235 A JP S56147235A
- Authority
- JP
- Japan
- Prior art keywords
- switches
- turned
- output
- becomes
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
- G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To simplify the circuit constitution to make the high-speed operation possible, by adding two switches and two inverters to the first and the third logical gates in the carry signal generating circuit using the MOS transistor incorporated in the adding circuit of the sound synthesizing integrated circuit, etc. CONSTITUTION:When inputs Ai and Bi are 0 together, switches S1 and S4 are turned on, and switches S2 and S3 are turned off, and output Si is the same signal as input Ci, and output Ci+1 becomes 0. Meanwhile, when inputs Ai and Bi are 1 either, switches S1 and S4 are turned on, and switches S2 and S3 are turned off, and output Si is the same signal as input Ci, and output Ci+1 becomes 1. When one of inputs Ai and Bi is 1 and the other is 0, switches S1 ans S4 are turned off, and switches S2 and S3 are turned on. Consequently, output Si becomes the inversion signal of input Ci, and output Ci+1 becomes the same signal as input Ci.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5078680A JPS56147235A (en) | 1980-04-17 | 1980-04-17 | Carry signal generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5078680A JPS56147235A (en) | 1980-04-17 | 1980-04-17 | Carry signal generating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56147235A true JPS56147235A (en) | 1981-11-16 |
Family
ID=12868492
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5078680A Pending JPS56147235A (en) | 1980-04-17 | 1980-04-17 | Carry signal generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56147235A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0143456A2 (en) * | 1983-11-28 | 1985-06-05 | Kabushiki Kaisha Toshiba | Parallel adder circuit |
-
1980
- 1980-04-17 JP JP5078680A patent/JPS56147235A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0143456A2 (en) * | 1983-11-28 | 1985-06-05 | Kabushiki Kaisha Toshiba | Parallel adder circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4424460A (en) | Apparatus and method for providing a logical exclusive OR/exclusive NOR function | |
EP0685806A4 (en) | Semiconductor device. | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS5693431A (en) | Bootstrap output circuit | |
EP0055570A3 (en) | Logic circuit | |
TW367653B (en) | Division circuit of 4/5 | |
JPS56147235A (en) | Carry signal generating circuit | |
JPS56147236A (en) | Adding circuit | |
KR950010366A (en) | Base Cell Device Provides Full 2 Input Functions | |
JPS5376719A (en) | Output buffer circuit with tri-state control | |
JPS6442720A (en) | Clock generating circuit | |
JPS57106229A (en) | Cmos multiinput storage circuit | |
KR890007286A (en) | Control signal output circuit | |
JPS59123930A (en) | Carry signal generator | |
JPS5432258A (en) | Exclusive logical sum circuit | |
JPS5636220A (en) | Static type d flip-flop circuit | |
FR2352449A1 (en) | Integrated complementary MOS transistor logic circuit - has four pairs of MOS transistors connected to provide three stable states of circuit | |
JPS5352348A (en) | Cmos input circuit | |
JPS5432956A (en) | Input circuit | |
JPS53110452A (en) | Complementary field effect type transistor circuit | |
FR2410914A2 (en) | Logic element for frequency divider - has FET circuit acting as coincidence gate in each stage of divider | |
JPS5795184A (en) | Inverter driving circuit | |
SU1177809A1 (en) | Carry generation unit in adder | |
JPS52116129A (en) | Logical circuit | |
JPS57124942A (en) | Logical circuit |