JPS6310901B2 - - Google Patents

Info

Publication number
JPS6310901B2
JPS6310901B2 JP56061070A JP6107081A JPS6310901B2 JP S6310901 B2 JPS6310901 B2 JP S6310901B2 JP 56061070 A JP56061070 A JP 56061070A JP 6107081 A JP6107081 A JP 6107081A JP S6310901 B2 JPS6310901 B2 JP S6310901B2
Authority
JP
Japan
Prior art keywords
layer
resist pattern
forming
semiconductor substrate
photoresist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56061070A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57176746A (en
Inventor
Manabu Henmi
Kohei Ebara
Susumu Muramoto
Seitaro Matsuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56061070A priority Critical patent/JPS57176746A/ja
Priority to CA000401335A priority patent/CA1175956A/en
Priority to EP82302043A priority patent/EP0063916B1/en
Priority to DE8282302043T priority patent/DE3270560D1/de
Publication of JPS57176746A publication Critical patent/JPS57176746A/ja
Priority to US06/661,700 priority patent/US4566940A/en
Priority to US06/670,661 priority patent/US4543592A/en
Publication of JPS6310901B2 publication Critical patent/JPS6310901B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/7688—Filling of holes, grooves or trenches, e.g. vias, with conductive material by deposition over sacrificial masking layer, e.g. lift-off
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP56061070A 1981-04-21 1981-04-21 Semiconductor integrated circuit and manufacture thereof Granted JPS57176746A (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP56061070A JPS57176746A (en) 1981-04-21 1981-04-21 Semiconductor integrated circuit and manufacture thereof
CA000401335A CA1175956A (en) 1981-04-21 1982-04-20 Semiconductor integrated circuits and manufacturing process thereof
EP82302043A EP0063916B1 (en) 1981-04-21 1982-04-21 Semiconductor intregrated circuits and manufacturing process thereof
DE8282302043T DE3270560D1 (en) 1981-04-21 1982-04-21 Semiconductor intregrated circuits and manufacturing process thereof
US06/661,700 US4566940A (en) 1981-04-21 1984-10-17 Manufacturing process for semiconductor integrated circuits
US06/670,661 US4543592A (en) 1981-04-21 1984-11-09 Semiconductor integrated circuits and manufacturing process thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56061070A JPS57176746A (en) 1981-04-21 1981-04-21 Semiconductor integrated circuit and manufacture thereof

Publications (2)

Publication Number Publication Date
JPS57176746A JPS57176746A (en) 1982-10-30
JPS6310901B2 true JPS6310901B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-03-10

Family

ID=13160508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56061070A Granted JPS57176746A (en) 1981-04-21 1981-04-21 Semiconductor integrated circuit and manufacture thereof

Country Status (5)

Country Link
US (2) US4566940A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0063916B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS57176746A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1175956A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3270560D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05220005A (ja) * 1992-02-14 1993-08-31 Rikiou:Kk 安全履物

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58222558A (ja) * 1982-06-18 1983-12-24 Hitachi Ltd 半導体装置
JPS5943545A (ja) * 1982-09-06 1984-03-10 Hitachi Ltd 半導体集積回路装置
FR2536872A1 (fr) * 1982-11-29 1984-06-01 Cii Honeywell Bull Generateur de motifs pour circuits integres et procede de generation de motifs utilisant ce generateur
DE3370252D1 (en) * 1982-12-28 1987-04-16 Toshiaki Ikoma Voltage-control type semiconductor switching device
FR2555365B1 (fr) * 1983-11-22 1986-08-29 Efcis Procede de fabrication de circuit integre avec connexions de siliciure de tantale et circuit integre realise selon ce procede
JPH0618255B2 (ja) * 1984-04-04 1994-03-09 株式会社東芝 半導体装置
DE3421127A1 (de) * 1984-06-07 1985-12-12 Telefunken electronic GmbH, 7100 Heilbronn Verfahren zum herstellen einer halbleiteranordnung
US4996584A (en) * 1985-01-31 1991-02-26 Gould, Inc. Thin-film electrical connections for integrated circuits
US5084414A (en) * 1985-03-15 1992-01-28 Hewlett-Packard Company Metal interconnection system with a planar surface
DE3685279D1 (de) * 1985-09-20 1992-06-17 Sumitomo Electric Industries Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats.
EP0245290A1 (en) * 1985-11-04 1987-11-19 Motorola, Inc. Glass intermetal dielectric
US4816895A (en) * 1986-03-06 1989-03-28 Nec Corporation Integrated circuit device with an improved interconnection line
US4775550A (en) * 1986-06-03 1988-10-04 Intel Corporation Surface planarization method for VLSI technology
JPS6334955A (ja) * 1986-07-29 1988-02-15 Mitsubishi Electric Corp 半導体装置およびその製造方法
JPH0752772B2 (ja) * 1986-11-22 1995-06-05 ヤマハ株式会社 半導体装置の製法
JPS63283040A (ja) * 1987-05-15 1988-11-18 Toshiba Corp 半導体装置
KR0130776B1 (ko) * 1987-09-19 1998-04-06 미다 가쓰시게 반도체 집적회로 장치
ATE152287T1 (de) * 1987-12-02 1997-05-15 Advanced Micro Devices Inc Ein verfahren zur herstellung selbstausrichtender halbleiteranordnungen
US5057902A (en) * 1987-12-02 1991-10-15 Advanced Micro Devices, Inc. Self-aligned semiconductor devices
US5488394A (en) * 1988-01-05 1996-01-30 Max Levy Autograph, Inc. Print head and method of making same
US5162191A (en) * 1988-01-05 1992-11-10 Max Levy Autograph, Inc. High-density circuit and method of its manufacture
US4897676A (en) * 1988-01-05 1990-01-30 Max Levy Autograph, Inc. High-density circuit and method of its manufacture
US4944961A (en) * 1988-08-05 1990-07-31 Rensselaer Polytechnic Institute Deposition of metals on stepped surfaces
JP2597703B2 (ja) * 1989-02-27 1997-04-09 三菱電機株式会社 半導体装置の製造方法
US5202286A (en) * 1989-02-27 1993-04-13 Mitsubishi Denki Kabushiki Kaisha Method of forming three-dimensional features on substrates with adjacent insulating films
US4933743A (en) * 1989-03-11 1990-06-12 Fairchild Semiconductor Corporation High performance interconnect system for an integrated circuit
US5051812A (en) * 1989-07-14 1991-09-24 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US4992059A (en) * 1989-12-01 1991-02-12 Westinghouse Electric Corp. Ultra fine line cable and a method for fabricating the same
JPH0821638B2 (ja) * 1989-12-15 1996-03-04 株式会社東芝 不揮発性半導体記憶装置およびその製造方法
EP0473194A3 (en) * 1990-08-30 1992-08-05 Nec Corporation Method of fabricating a semiconductor device, especially a bipolar transistor
US5334861A (en) * 1992-05-19 1994-08-02 Motorola Inc. Semiconductor memory cell
JPH07183194A (ja) * 1993-12-24 1995-07-21 Sony Corp 多層レジストパターン形成方法
JPH08293543A (ja) * 1995-04-25 1996-11-05 Mitsubishi Electric Corp 半導体装置及びその製造方法
US5620909A (en) * 1995-12-04 1997-04-15 Lucent Technologies Inc. Method of depositing thin passivating film on microminiature semiconductor devices
JPH09283751A (ja) * 1996-04-11 1997-10-31 Toshiba Corp 半導体装置およびその製造方法
US5707452A (en) * 1996-07-08 1998-01-13 Applied Microwave Plasma Concepts, Inc. Coaxial microwave applicator for an electron cyclotron resonance plasma source
JP3885844B2 (ja) 1998-01-27 2007-02-28 ローム株式会社 半導体装置
GB2352874B (en) * 1999-07-01 2002-10-09 Lucent Technologies Inc An integrated circuit and a process for manufacturing the integrated circuit
TW511422B (en) * 2000-10-02 2002-11-21 Sanyo Electric Co Method for manufacturing circuit device
US8956979B2 (en) 2011-11-17 2015-02-17 Skyworks Solutions, Inc. Systems and methods for improving front-side process uniformity by back-side metallization

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR96113E (fr) * 1967-12-06 1972-05-19 Ibm Dispositif semi-conducteur.
US3838442A (en) * 1970-04-15 1974-09-24 Ibm Semiconductor structure having metallization inlaid in insulating layers and method for making same
US3751292A (en) * 1971-08-20 1973-08-07 Motorola Inc Multilayer metallization system
US3861968A (en) * 1972-06-19 1975-01-21 Ibm Method of fabricating integrated circuit device structure with complementary elements utilizing selective thermal oxidation and selective epitaxial deposition
JPS4960870A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-10-16 1974-06-13
FR2252638B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-11-23 1978-08-04 Commissariat Energie Atomique
JPS5128780A (en) * 1974-09-04 1976-03-11 Hitachi Ltd Haisenso no keiseihoho
US4035276A (en) * 1976-04-29 1977-07-12 Ibm Corporation Making coplanar layers of thin films
JPS6035818B2 (ja) * 1976-09-22 1985-08-16 日本電気株式会社 半導体装置の製造方法
DE2935254A1 (de) * 1979-08-31 1981-04-02 Siemens AG, 1000 Berlin und 8000 München Verfahren zur herstellung einer monolithischen statischen speicherzelle
US4381595A (en) * 1979-10-09 1983-05-03 Mitsubishi Denki Kabushiki Kaisha Process for preparing multilayer interconnection
US4389481A (en) * 1980-06-02 1983-06-21 Xerox Corporation Method of making planar thin film transistors, transistor arrays
US4367119A (en) * 1980-08-18 1983-01-04 International Business Machines Corporation Planar multi-level metal process with built-in etch stop

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05220005A (ja) * 1992-02-14 1993-08-31 Rikiou:Kk 安全履物

Also Published As

Publication number Publication date
US4566940A (en) 1986-01-28
CA1175956A (en) 1984-10-09
JPS57176746A (en) 1982-10-30
DE3270560D1 (en) 1986-05-22
EP0063916A1 (en) 1982-11-03
EP0063916B1 (en) 1986-04-16
US4543592A (en) 1985-09-24

Similar Documents

Publication Publication Date Title
JPS6310901B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3245004B2 (ja) 半導体製造方法、ゲート・スタック製造方法、及び半導体装置
JP3251867B2 (ja) 半導体ウエハの層間スタッド形成方法
JP2661089B2 (ja) 材料層の平坦化方法
EP0540446B1 (en) Self-aligned contact studs for semiconductor structures
US6259115B1 (en) Dummy patterning for semiconductor manufacturing processes
CN107993925B (zh) 一种自对准四重图形技术
JPH0322053B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0851154A (ja) バイアをつくる方法
TW201937698A (zh) 三維記憶體元件及其製作方法
US6232230B1 (en) Semiconductor interconnect interface processing by high temperature deposition
US12080596B2 (en) Semiconductor structure and forming method thereof
US11309217B2 (en) Contact plug and method of formation
US4933297A (en) Method for etching windows having different depths
CN114207794A (zh) 具有完全对准的通孔的互连结构
US6054385A (en) Elevated local interconnect and contact structure
CN113629145B (zh) 半导体结构及其形成方法
JP2000174019A (ja) 半導体装置及びその製造方法
US20210398901A1 (en) Semiconductor structure and fabrication method thereof
US20010044202A1 (en) Method of preventing copper poisoning in the fabrication of metal interconnects
US12243770B2 (en) Hard mask removal without damaging top epitaxial layer
CN112397441A (zh) 半导体结构及其形成方法
US20240321982A1 (en) Middle of line contact for advanced nodes
JPS6322463B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR100191710B1 (ko) 반도체 소자의 금속 배선 방법