DE3685279D1 - Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats. - Google Patents

Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats.

Info

Publication number
DE3685279D1
DE3685279D1 DE8686112701T DE3685279T DE3685279D1 DE 3685279 D1 DE3685279 D1 DE 3685279D1 DE 8686112701 T DE8686112701 T DE 8686112701T DE 3685279 T DE3685279 T DE 3685279T DE 3685279 D1 DE3685279 D1 DE 3685279D1
Authority
DE
Germany
Prior art keywords
treating
semiconductor substrate
connecting semiconductor
substrate
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686112701T
Other languages
English (en)
Inventor
Shinichi C O Osaka Wor Shikata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP61184077A external-priority patent/JPS62149122A/ja
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Application granted granted Critical
Publication of DE3685279D1 publication Critical patent/DE3685279D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/3143Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
    • H01L21/3145Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers formed by deposition from a gas or vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • H01L21/31608Deposition of SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/318Inorganic layers composed of nitrides
    • H01L21/3185Inorganic layers composed of nitrides of siliconnitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H01L21/3245Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering of AIIIBV compounds

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Formation Of Insulating Films (AREA)
DE8686112701T 1985-09-20 1986-09-15 Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats. Expired - Fee Related DE3685279D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP20831085 1985-09-20
JP61184077A JPS62149122A (ja) 1985-09-20 1986-08-05 化合物半導体基板の熱処理方法

Publications (1)

Publication Number Publication Date
DE3685279D1 true DE3685279D1 (de) 1992-06-17

Family

ID=26502271

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686112701T Expired - Fee Related DE3685279D1 (de) 1985-09-20 1986-09-15 Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats.

Country Status (5)

Country Link
US (1) US4772489A (de)
EP (1) EP0216285B1 (de)
KR (1) KR900002086B1 (de)
CA (1) CA1244560A (de)
DE (1) DE3685279D1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4898834A (en) * 1988-06-27 1990-02-06 Amber Engineering, Inc. Open-tube, benign-environment annealing method for compound semiconductors
JP2770544B2 (ja) * 1990-03-23 1998-07-02 松下電器産業株式会社 Mis型半導体装置の製造方法
US5264379A (en) * 1990-05-14 1993-11-23 Sumitomo Electric Industries, Inc. Method of making a hetero-junction bipolar transistor
AU6252099A (en) * 1998-09-16 2000-04-03 Linear Products, Inc. Film tape for forming a cutting edge on dispenser cartons
JP2000252359A (ja) * 1999-03-03 2000-09-14 Sony Corp 絶縁膜のエッチング方法および配線層の形成方法
US6893528B2 (en) * 2000-11-01 2005-05-17 Adalis Corporation Web material advance system for web material applicator
US20030091779A1 (en) * 2001-11-13 2003-05-15 Brewster Frederick H. Cutting edge for dispenser cartons
US7419892B2 (en) * 2005-12-13 2008-09-02 Cree, Inc. Semiconductor devices including implanted regions and protective layers and methods of forming the same
US7651961B2 (en) * 2007-03-30 2010-01-26 Tokyo Electron Limited Method for forming strained silicon nitride films and a device containing such films
JP2009272402A (ja) * 2008-05-02 2009-11-19 Dainippon Screen Mfg Co Ltd 基板処理方法および基板処理装置
CN102691108A (zh) * 2012-06-08 2012-09-26 中国科学院半导体研究所 ZnO体单晶的Sb离子注入掺杂及退火激活方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058413A (en) * 1976-05-13 1977-11-15 The United States Of America As Represented By The Secretary Of The Air Force Ion implantation method for the fabrication of gallium arsenide semiconductor devices utilizing an aluminum nitride protective capping layer
US4312681A (en) * 1980-04-23 1982-01-26 International Business Machines Corporation Annealing of ion implanted III-V compounds in the presence of another III-V
CA1159012A (en) * 1980-05-02 1983-12-20 Seitaro Matsuo Plasma deposition apparatus
SU880174A1 (ru) * 1980-06-18 1984-07-30 Предприятие П/Я А-1067 Способ отжига полупроводниковых пластин
JPS5772320A (en) * 1980-10-24 1982-05-06 Toshiba Corp Manufacture of semconductor device
US4357180A (en) * 1981-01-26 1982-11-02 The United States Of America As Represented By The Secretary Of The Navy Annealing of ion-implanted GaAs and InP semiconductors
JPS57176746A (en) * 1981-04-21 1982-10-30 Nippon Telegr & Teleph Corp <Ntt> Semiconductor integrated circuit and manufacture thereof
US4396437A (en) * 1981-05-04 1983-08-02 Hughes Aircraft Company Selective encapsulation, controlled atmosphere annealing for III-V semiconductor device fabrication
EP0103461B1 (de) * 1982-09-10 1988-11-17 Nippon Telegraph And Telephone Corporation Vorrichtung und Verfahren zum Auftragen mittels Plasma
JPS5946648A (ja) * 1982-09-10 1984-03-16 Nippon Telegr & Teleph Corp <Ntt> メンブレンの製造方法
JPS5999717A (ja) * 1982-11-29 1984-06-08 Fujitsu Ltd 半導体装置の製造方法
JPS6057923A (ja) * 1983-09-09 1985-04-03 Nippon Telegr & Teleph Corp <Ntt> 化合物半導体結晶の均質化方法
JPS60148129A (ja) * 1984-01-12 1985-08-05 Sumitomo Electric Ind Ltd 化合物半導体基板の熱処理方法
JPS60169143A (ja) * 1984-02-13 1985-09-02 Mitsubishi Electric Corp リン化インジウム結晶へのシリコン注入層のアニ−リング方法
US4555273A (en) * 1984-02-27 1985-11-26 The United States Of America As Represented By The Secretary Of The Navy Furnace transient anneal process
US4576652A (en) * 1984-07-12 1986-03-18 International Business Machines Corporation Incoherent light annealing of gallium arsenide substrate
US4634474A (en) * 1984-10-09 1987-01-06 At&T Bell Laboratories Coating of III-V and II-VI compound semiconductors
US4615766A (en) * 1985-02-27 1986-10-07 International Business Machines Corporation Silicon cap for annealing gallium arsenide

Also Published As

Publication number Publication date
EP0216285B1 (de) 1992-05-13
US4772489A (en) 1988-09-20
EP0216285A2 (de) 1987-04-01
CA1244560A (en) 1988-11-08
KR900002086B1 (en) 1990-03-31
EP0216285A3 (en) 1988-09-28

Similar Documents

Publication Publication Date Title
DE3583183D1 (de) Verfahren zur herstellung eines halbleitersubstrates.
DE3685970D1 (de) Verfahren zum herstellen eines halbleiterbauelements.
DE3679565D1 (de) Verfahren zur entfernung von fotoresist- und stripperresten von halbleitersubstraten.
DE3750169D1 (de) Verfahren zum Ebnen eines Halbleitersubstrates.
DE3684759D1 (de) Verfahren zur herstellungeiner halbleitervorrichtung.
DE3686453D1 (de) Verfahren zum herstellen einer duennen halbleiterschicht.
DE3874867D1 (de) Verfahren zur behandlung einer kupferoberflaeche.
DE3684676D1 (de) Verfahren zum herstellen von halbleitersubstraten.
DE3767499D1 (de) Verfahren zum beschichten von rohren oder leitungen.
DE3583942D1 (de) Verfahren zur behandlung von fluiden.
DE3686600D1 (de) Verfahren zum herstellen einer harzumhuellten halbleiteranordnung.
DE3583934D1 (de) Verfahren zum herstellen einer halbleiterverbundanordnung.
DE68920365D1 (de) Verfahren zur Polierung eines Halbleiter-Plättchens.
DE3581626D1 (de) Photochemisches verfahren zum behandeln einer substratoberflaeche.
DE3887477D1 (de) Verfahren zur Obenflächenbehandlung eines Halbleiterplättchens.
DE3684380D1 (de) Verfahren zum einebnen von halbleiteranordnungen.
DE68919561D1 (de) Verfahren zur Oberflächenpassivierung eines zusammengesetzten Halbleiters.
DE3750325D1 (de) Verfahren zum Herstellen eines Halbleiterbauelements.
DE3671583D1 (de) Verfahren zum herstellen eines halbleiter-speicherbauelementes.
DE3678345D1 (de) Verfahren zur wegnahme von versteckten linien.
DE3671324D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE3780593D1 (de) Verfahren zur verhinderung von ablagerungen.
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3762243D1 (de) Verfahren zur elektroabscheidungsbeschichtung.
DE3685279D1 (de) Verfahren zur waermebehandlung eines verbindungshalbleitersubstrats.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee