DE3750325D1 - Verfahren zum Herstellen eines Halbleiterbauelements. - Google Patents

Verfahren zum Herstellen eines Halbleiterbauelements.

Info

Publication number
DE3750325D1
DE3750325D1 DE3750325T DE3750325T DE3750325D1 DE 3750325 D1 DE3750325 D1 DE 3750325D1 DE 3750325 T DE3750325 T DE 3750325T DE 3750325 T DE3750325 T DE 3750325T DE 3750325 D1 DE3750325 D1 DE 3750325D1
Authority
DE
Germany
Prior art keywords
manufacturing
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3750325T
Other languages
English (en)
Other versions
DE3750325T2 (de
Inventor
Katsuya C O Patent Div Okumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3750325D1 publication Critical patent/DE3750325D1/de
Publication of DE3750325T2 publication Critical patent/DE3750325T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76864—Thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H01L21/76859—After-treatment introducing at least one additional element into the layer by ion implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H01L29/456—Ohmic electrodes on silicon
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/915—Active solid-state devices, e.g. transistors, solid-state diodes with titanium nitride portion or region

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Physical Vapour Deposition (AREA)
DE3750325T 1986-11-21 1987-11-20 Verfahren zum Herstellen eines Halbleiterbauelements. Expired - Lifetime DE3750325T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61277956A JPH081950B2 (ja) 1986-11-21 1986-11-21 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
DE3750325D1 true DE3750325D1 (de) 1994-09-08
DE3750325T2 DE3750325T2 (de) 1995-01-05

Family

ID=17590616

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3750325T Expired - Lifetime DE3750325T2 (de) 1986-11-21 1987-11-20 Verfahren zum Herstellen eines Halbleiterbauelements.

Country Status (5)

Country Link
US (1) US4823182A (de)
EP (1) EP0269019B1 (de)
JP (1) JPH081950B2 (de)
KR (1) KR900008148B1 (de)
DE (1) DE3750325T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2765884B2 (ja) * 1988-11-15 1998-06-18 株式会社日立製作所 半導体装置
US4985371A (en) * 1988-12-09 1991-01-15 At&T Bell Laboratories Process for making integrated-circuit device metallization
JP2850393B2 (ja) * 1988-12-15 1999-01-27 株式会社デンソー アルミニウム配線及びその製造方法
US6271137B1 (en) 1989-11-30 2001-08-07 Stmicroelectronics, Inc. Method of producing an aluminum stacked contact/via for multilayer
US5108951A (en) * 1990-11-05 1992-04-28 Sgs-Thomson Microelectronics, Inc. Method for forming a metal contact
US5472912A (en) * 1989-11-30 1995-12-05 Sgs-Thomson Microelectronics, Inc. Method of making an integrated circuit structure by using a non-conductive plug
US5658828A (en) * 1989-11-30 1997-08-19 Sgs-Thomson Microelectronics, Inc. Method for forming an aluminum contact through an insulating layer
US6242811B1 (en) 1989-11-30 2001-06-05 Stmicroelectronics, Inc. Interlevel contact including aluminum-refractory metal alloy formed during aluminum deposition at an elevated temperature
DE69031903T2 (de) * 1989-11-30 1998-04-16 Sgs Thomson Microelectronics Verfahren zum Herstellen von Zwischenschicht-Kontakten
US6287963B1 (en) 1990-11-05 2001-09-11 Stmicroelectronics, Inc. Method for forming a metal contact
KR0126457B1 (ko) * 1992-01-08 1997-12-26 기타오카 다카시 집적회로, 그 제조방법 및 그 박막형성장치
US5231306A (en) * 1992-01-31 1993-07-27 Micron Technology, Inc. Titanium/aluminum/nitrogen material for semiconductor devices
EP0634038B1 (de) * 1992-03-30 2001-10-24 Telstra Corporation Limited Geheimübertragungsverfahren und -system
JPH05315332A (ja) * 1992-04-02 1993-11-26 Nec Corp 半導体装置およびその製造方法
DE69319993T2 (de) * 1992-09-22 1998-12-10 Sgs-Thomson Microelectronics, Inc., Carrollton, Tex. Methode zur Herstellung eines Metallkontaktes
JP3086556B2 (ja) * 1993-02-09 2000-09-11 株式会社神戸製鋼所 半導体ダイヤモンド層上の耐熱性オーミック電極及びその形成方法
ATE193335T1 (de) 1994-11-30 2000-06-15 Micron Technology Inc Verfahren zum auftragen von wolframnitrid unter verwendung eines silicium enthaltenden gases
US5738917A (en) * 1995-02-24 1998-04-14 Advanced Micro Devices, Inc. Process for in-situ deposition of a Ti/TiN/Ti aluminum underlayer
KR0147626B1 (ko) * 1995-03-30 1998-11-02 김광호 타이타늄 카본 나이트라이드 게이트전극 형성방법
FR2744461B1 (fr) * 1996-02-01 1998-05-22 Tecmachine Nitrure de titane dope par du bore, revetement de substrat a base de ce nouveau compose, possedant une durete elevee et permettant une tres bonne resistance a l'usure, et pieces comportant un tel revetement
US5918149A (en) * 1996-02-16 1999-06-29 Advanced Micro Devices, Inc. Deposition of a conductor in a via hole or trench
US5898221A (en) * 1996-09-27 1999-04-27 Sanyo Electric Company, Ltd. Semiconductor device having upper and lower wiring layers
US6107152A (en) * 1998-02-20 2000-08-22 Micron Technology, Inc. Method of forming tungsten nitride comprising layers using NF3 as a nitrogen source gas
US6303972B1 (en) 1998-11-25 2001-10-16 Micron Technology, Inc. Device including a conductive layer protected against oxidation
US7067861B1 (en) 1998-11-25 2006-06-27 Micron Technology, Inc. Device and method for protecting against oxidation of a conductive layer in said device
US6329670B1 (en) 1999-04-06 2001-12-11 Micron Technology, Inc. Conductive material for integrated circuit fabrication
US6337151B1 (en) * 1999-08-18 2002-01-08 International Business Machines Corporation Graded composition diffusion barriers for chip wiring applications
US6635939B2 (en) 1999-08-24 2003-10-21 Micron Technology, Inc. Boron incorporated diffusion barrier material
US11133461B2 (en) * 2014-09-26 2021-09-28 Intel Corporation Laminate diffusion barriers and related devices and methods
US10892406B2 (en) 2018-06-04 2021-01-12 Intel Corporation Phase change memory structures and devices

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188157A (ja) * 1982-04-28 1983-11-02 Toshiba Corp 半導体装置およびその製造方法
JPS59111362A (ja) * 1982-12-17 1984-06-27 Toshiba Corp 半導体装置
JPS59119867A (ja) * 1982-12-27 1984-07-11 Toshiba Corp 半導体装置
JPS59175763A (ja) * 1983-03-25 1984-10-04 Fujitsu Ltd 半導体装置
US4502209A (en) * 1983-08-31 1985-03-05 At&T Bell Laboratories Forming low-resistance contact to silicon
JPS60153121A (ja) * 1984-01-20 1985-08-12 Nec Corp 半導体装置の形成方法
JPH065733B2 (ja) * 1984-08-27 1994-01-19 アメリカン テレフオン アンド テレグラフ カムパニ− 集積回路デバイスおよびその製造方法

Also Published As

Publication number Publication date
EP0269019A2 (de) 1988-06-01
US4823182A (en) 1989-04-18
DE3750325T2 (de) 1995-01-05
KR900008148B1 (en) 1990-11-03
EP0269019B1 (de) 1994-08-03
JPH081950B2 (ja) 1996-01-10
EP0269019A3 (en) 1990-02-07
JPS63131572A (ja) 1988-06-03

Similar Documents

Publication Publication Date Title
DE3750325D1 (de) Verfahren zum Herstellen eines Halbleiterbauelements.
DE69022087D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE68917995D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE68919549D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3685970D1 (de) Verfahren zum herstellen eines halbleiterbauelements.
DE69030229D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE69033736D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE68910368D1 (de) Verfahren zum Herstellen eines Halbleiterkörpers.
DE68911621D1 (de) Verfahren zum Herstellen einer Einrichtung.
DE69133316D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE69031543D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE69031184D1 (de) Verfahren zum Herstellen einer Halbleiterbauelement-Packung
DE3780369D1 (de) Verfahren zum herstellen einer halbleiterstruktur.
DE3686600D1 (de) Verfahren zum herstellen einer harzumhuellten halbleiteranordnung.
DE3750169D1 (de) Verfahren zum Ebnen eines Halbleitersubstrates.
DE3583934D1 (de) Verfahren zum herstellen einer halbleiterverbundanordnung.
DE68926656D1 (de) Verfahren zum Herstellen eines Halbleiterbauelementes
DE68920094D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3671583D1 (de) Verfahren zum herstellen eines halbleiter-speicherbauelementes.
DE69028964D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE69017332D1 (de) Verfahren zum Herstellen einer eine Mesa enthaltenden Halbleiteranordnung.
DE3784605D1 (de) Verfahren zum herstellen einer halbleitervorrichtung und halbleitervorrichtung.
DE3580192D1 (de) Verfahren zum herstellen eines kontaktes fuer eine halbleiteranordnung.
DE3671324D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE68906034D1 (de) Verfahren zum herstellen einer halbleiteranordnung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)