JPS61149989A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPS61149989A JPS61149989A JP59275553A JP27555384A JPS61149989A JP S61149989 A JPS61149989 A JP S61149989A JP 59275553 A JP59275553 A JP 59275553A JP 27555384 A JP27555384 A JP 27555384A JP S61149989 A JPS61149989 A JP S61149989A
- Authority
- JP
- Japan
- Prior art keywords
- data
- word line
- shift register
- logic
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System (AREA)
- Controls And Circuits For Display Device (AREA)
- Image Input (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59275553A JPS61149989A (ja) | 1984-12-25 | 1984-12-25 | 半導体記憶装置 |
| US06/798,284 US4745577A (en) | 1984-11-20 | 1985-11-15 | Semiconductor memory device with shift registers for high speed reading and writing |
| KR1019850008672A KR900000632B1 (ko) | 1984-11-20 | 1985-11-20 | 고속읽기 및 쓰기용 시프트레지스터를 갖춘 반도체 메모리장치 |
| EP85402246A EP0182719B1 (en) | 1984-11-20 | 1985-11-20 | Semiconductor memory device with shift registers for high speed reading and writing |
| DE8585402246T DE3584352D1 (de) | 1984-11-20 | 1985-11-20 | Halbleiterspeicher mit schieberegistern fuer schnelles lesen und schreiben. |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59275553A JPS61149989A (ja) | 1984-12-25 | 1984-12-25 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61149989A true JPS61149989A (ja) | 1986-07-08 |
| JPH0346833B2 JPH0346833B2 (en:Method) | 1991-07-17 |
Family
ID=17557050
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59275553A Granted JPS61149989A (ja) | 1984-11-20 | 1984-12-25 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61149989A (en:Method) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61264381A (ja) * | 1985-05-20 | 1986-11-22 | 株式会社日立製作所 | 記憶回路 |
| US6278644B1 (en) | 1999-09-06 | 2001-08-21 | Oki Electric Industry Co., Ltd. | Serial access memory having data registers shared in units of a plurality of columns |
| JP5989281B1 (ja) * | 2013-08-30 | 2016-09-07 | マイクロン テクノロジー, インク. | 独立にアドレス指定可能なメモリアレイアドレス空間 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5716486A (en) * | 1980-04-19 | 1982-01-27 | Ibm | Graphic information memory and display device |
-
1984
- 1984-12-25 JP JP59275553A patent/JPS61149989A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5716486A (en) * | 1980-04-19 | 1982-01-27 | Ibm | Graphic information memory and display device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61264381A (ja) * | 1985-05-20 | 1986-11-22 | 株式会社日立製作所 | 記憶回路 |
| US6278644B1 (en) | 1999-09-06 | 2001-08-21 | Oki Electric Industry Co., Ltd. | Serial access memory having data registers shared in units of a plurality of columns |
| JP5989281B1 (ja) * | 2013-08-30 | 2016-09-07 | マイクロン テクノロジー, インク. | 独立にアドレス指定可能なメモリアレイアドレス空間 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0346833B2 (en:Method) | 1991-07-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4745577A (en) | Semiconductor memory device with shift registers for high speed reading and writing | |
| JPH0612863A (ja) | デュアルポートdram | |
| JPH0472255B2 (en:Method) | ||
| US5461680A (en) | Method and apparatus for converting image data between bit-plane and multi-bit pixel data formats | |
| JPS61149989A (ja) | 半導体記憶装置 | |
| JPS5960488A (ja) | カラ−グラフイツクメモリのデ−タ書き込み装置 | |
| JPH0259943A (ja) | 塗潰しパターン発生装置 | |
| KR950009076B1 (ko) | 듀얼포트 메모리와 그 제어방법 | |
| JPS6362083A (ja) | 射影デ−タ生成方式 | |
| JP3191468B2 (ja) | ビデオ表示用メモリ集積回路 | |
| JP3185278B2 (ja) | 直交メモリ | |
| JP2512994B2 (ja) | ベクトルレジスタ | |
| JP2833902B2 (ja) | ビットマップ表示装置の表示アトリビュート制御回路 | |
| JPS63251864A (ja) | 表示装置 | |
| JPH02232891A (ja) | 半導体記憶装置 | |
| JPH02105264A (ja) | 図形データ処理用メモリー装置 | |
| JPH06295335A (ja) | 画像データ記憶装置 | |
| JPS60173587A (ja) | デ−タ処理装置 | |
| JPS62279449A (ja) | デ−タ転送装置 | |
| JPH02152094A (ja) | デュアルポートメモリー | |
| JPS58122688A (ja) | メモリ装置 | |
| JPH0926780A (ja) | ディスプレイ制御回路 | |
| JPS6175386A (ja) | ビツトマツプデイスプレイ装置のデ−タシフト回路 | |
| JPS6141183A (ja) | デイジタル記憶装置 | |
| JPS62231290A (ja) | メモリの書込み制御装置 |