JPS5957358A - 共有メモリアクセス制御回路 - Google Patents
共有メモリアクセス制御回路Info
- Publication number
- JPS5957358A JPS5957358A JP57169136A JP16913682A JPS5957358A JP S5957358 A JPS5957358 A JP S5957358A JP 57169136 A JP57169136 A JP 57169136A JP 16913682 A JP16913682 A JP 16913682A JP S5957358 A JPS5957358 A JP S5957358A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- processor
- access control
- control circuit
- shared
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169136A JPS5957358A (ja) | 1982-09-27 | 1982-09-27 | 共有メモリアクセス制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169136A JPS5957358A (ja) | 1982-09-27 | 1982-09-27 | 共有メモリアクセス制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5957358A true JPS5957358A (ja) | 1984-04-02 |
| JPH0341862B2 JPH0341862B2 (enrdf_load_stackoverflow) | 1991-06-25 |
Family
ID=15880947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57169136A Granted JPS5957358A (ja) | 1982-09-27 | 1982-09-27 | 共有メモリアクセス制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5957358A (enrdf_load_stackoverflow) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6292054A (ja) * | 1985-10-18 | 1987-04-27 | Usac Electronics Ind Co Ltd | 動的アクセスメモリ装置 |
| JPS6488853A (en) * | 1987-09-30 | 1989-04-03 | Yokogawa Medical Syst | Memory mechanism for high speed arithmetic unit |
| JPH01197864A (ja) * | 1988-02-02 | 1989-08-09 | Pfu Ltd | バス・ウインドウ制御方式 |
| JP2007513390A (ja) * | 2003-09-02 | 2007-05-24 | サーフ テクノロジー インコーポレイテッド | 電子システムにおけるメモリの再割り当ておよび共有 |
| JP2010154922A (ja) * | 2008-12-26 | 2010-07-15 | Kyoraku Sangyo Kk | メモリ制御装置及び遊技機 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52110537A (en) * | 1976-03-15 | 1977-09-16 | Toshiba Corp | Multiple data processing system |
-
1982
- 1982-09-27 JP JP57169136A patent/JPS5957358A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52110537A (en) * | 1976-03-15 | 1977-09-16 | Toshiba Corp | Multiple data processing system |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6292054A (ja) * | 1985-10-18 | 1987-04-27 | Usac Electronics Ind Co Ltd | 動的アクセスメモリ装置 |
| JPS6488853A (en) * | 1987-09-30 | 1989-04-03 | Yokogawa Medical Syst | Memory mechanism for high speed arithmetic unit |
| JPH01197864A (ja) * | 1988-02-02 | 1989-08-09 | Pfu Ltd | バス・ウインドウ制御方式 |
| JP2007513390A (ja) * | 2003-09-02 | 2007-05-24 | サーフ テクノロジー インコーポレイテッド | 電子システムにおけるメモリの再割り当ておよび共有 |
| JP2010154922A (ja) * | 2008-12-26 | 2010-07-15 | Kyoraku Sangyo Kk | メモリ制御装置及び遊技機 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0341862B2 (enrdf_load_stackoverflow) | 1991-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2609220B2 (ja) | マルチ・プロセツサ・システム | |
| JPS5957358A (ja) | 共有メモリアクセス制御回路 | |
| JPS58178465A (ja) | マルチ・プロセサ・システムにおけるアドレス変換方式 | |
| EP0240354A1 (en) | Memory Architecture for multiprocessor computers | |
| JPS62100858A (ja) | 共有メモリ制御方式 | |
| JPH03176754A (ja) | マルチプロセッサシステム | |
| JPH02257249A (ja) | 情報処理システム | |
| JPS59208662A (ja) | リ−ドオンリ−メモリのアドレス数を拡張する回路 | |
| JPH0235343B2 (enrdf_load_stackoverflow) | ||
| JPS6324343A (ja) | I/oアドレスデコ−ド方式 | |
| JPS62186344A (ja) | アドレス・マツプド・レジスタ | |
| JPS58179977A (ja) | メモリ制御装置 | |
| JPS60175170A (ja) | 情報処理システム | |
| JPS5578321A (en) | Data transfer control system | |
| JPS6371749A (ja) | メモリ保護方式 | |
| JPS6036615B2 (ja) | メモリ制御方式 | |
| JPS62145431A (ja) | プロセツサ制御方式 | |
| JPS59119456A (ja) | セグメンテイシヨンされたメモリのアクセス方式 | |
| JPH01134546A (ja) | 演算処理装置 | |
| JPH0264760A (ja) | 並列プロセッサシステムのインタフェース装置 | |
| JPS6394348A (ja) | プリフイクス領域アクセス回路 | |
| JPH04333940A (ja) | データ書き込み方式 | |
| JPS63228251A (ja) | バス制御方式 | |
| JPS5872260A (ja) | メモリ共有装置 | |
| JPH0666058B2 (ja) | チャネル処理装置 |