JPS5578321A - Data transfer control system - Google Patents

Data transfer control system

Info

Publication number
JPS5578321A
JPS5578321A JP15102478A JP15102478A JPS5578321A JP S5578321 A JPS5578321 A JP S5578321A JP 15102478 A JP15102478 A JP 15102478A JP 15102478 A JP15102478 A JP 15102478A JP S5578321 A JPS5578321 A JP S5578321A
Authority
JP
Japan
Prior art keywords
information
data
address
bus
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15102478A
Other languages
Japanese (ja)
Inventor
Tsugio Miyake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP15102478A priority Critical patent/JPS5578321A/en
Publication of JPS5578321A publication Critical patent/JPS5578321A/en
Pending legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE: To improve the transfer efficiency of information by using address/data busses, which have been already provided, to access simultaneously many units.
CONSTITUTION: In step S1, data of all bit "1" is set to accumulator ACC in processing unit 10. In step S2, address information (00011110)2 is put on address bus 30, and an OUT command is issued. Contents of ACC are put on data bus 40 by this command, and an STB (information write) is transmitted. Since bits 3W5 of address bus 30 are (111)2, units 20W27 discriminate that this OUT command is issued for all units commonly, and each unit sets information of respective bits of data bus 40 assigned to the unit to prescribed registers. Since bits 6W7 of address bus 30 are (10)2 and are reset information of data (11111111)2 on data bus 40, the unit resets information.
COPYRIGHT: (C)1980,JPO&Japio
JP15102478A 1978-12-08 1978-12-08 Data transfer control system Pending JPS5578321A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15102478A JPS5578321A (en) 1978-12-08 1978-12-08 Data transfer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15102478A JPS5578321A (en) 1978-12-08 1978-12-08 Data transfer control system

Publications (1)

Publication Number Publication Date
JPS5578321A true JPS5578321A (en) 1980-06-12

Family

ID=15509626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15102478A Pending JPS5578321A (en) 1978-12-08 1978-12-08 Data transfer control system

Country Status (1)

Country Link
JP (1) JPS5578321A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5787259A (en) * 1980-11-19 1982-05-31 Nec Corp Data communication control system
JPS58197536A (en) * 1982-05-13 1983-11-17 Nec Corp Device selecting system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4877729A (en) * 1972-01-19 1973-10-19
JPS535938A (en) * 1976-07-07 1978-01-19 Toshiba Corp Double addressing circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4877729A (en) * 1972-01-19 1973-10-19
JPS535938A (en) * 1976-07-07 1978-01-19 Toshiba Corp Double addressing circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5787259A (en) * 1980-11-19 1982-05-31 Nec Corp Data communication control system
JPS58197536A (en) * 1982-05-13 1983-11-17 Nec Corp Device selecting system

Similar Documents

Publication Publication Date Title
JPS57105879A (en) Control system for storage device
SE8405456D0 (en) VERY FAST MEMORY AND MEMORY MANAGEMENT SYSTEM
JPS56123051A (en) Data transfer system in master slave system
JPS5578321A (en) Data transfer control system
JPS55108027A (en) Processor system
JPS5563422A (en) Data transfer system
JPS5533214A (en) Information processing system
JPS54140841A (en) Memory control system of multiprocessor system
JPS54161854A (en) Input/output control system for information processor
JPS5553720A (en) Data transfer control system
JPS5544657A (en) Decentralized control system
JPS55150032A (en) Data transfer system
JPS52129241A (en) Memory control system
JPS5786968A (en) Doubled computer system
JPS5654564A (en) Multiple computer system
JPS52120728A (en) Sharing data control system of poly processor system
JPS5644954A (en) Data transfer control system of multiprocessor system
JPS54104247A (en) Information processing system
JPS5537680A (en) Decentralized control system
JPS5578324A (en) Direct memory access system
JPS563486A (en) Magnetic bubble memory control system
JPS5654559A (en) Memory unit
JPS55140937A (en) Data processing system
JPS55147745A (en) Data transfer unit between memory units
JPS5724088A (en) Buffer memory control system