JPS59126685A - リフトオフ法によるパタ−ン形成法 - Google Patents

リフトオフ法によるパタ−ン形成法

Info

Publication number
JPS59126685A
JPS59126685A JP58001183A JP118383A JPS59126685A JP S59126685 A JPS59126685 A JP S59126685A JP 58001183 A JP58001183 A JP 58001183A JP 118383 A JP118383 A JP 118383A JP S59126685 A JPS59126685 A JP S59126685A
Authority
JP
Japan
Prior art keywords
layer
substrate
pattern
cutting die
deposit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58001183A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6260832B2 (enrdf_load_stackoverflow
Inventor
Ichiro Ishida
一郎 石田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP58001183A priority Critical patent/JPS59126685A/ja
Publication of JPS59126685A publication Critical patent/JPS59126685A/ja
Publication of JPS6260832B2 publication Critical patent/JPS6260832B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
  • Drying Of Semiconductors (AREA)
JP58001183A 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法 Granted JPS59126685A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58001183A JPS59126685A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58001183A JPS59126685A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Publications (2)

Publication Number Publication Date
JPS59126685A true JPS59126685A (ja) 1984-07-21
JPS6260832B2 JPS6260832B2 (enrdf_load_stackoverflow) 1987-12-18

Family

ID=11494332

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58001183A Granted JPS59126685A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Country Status (1)

Country Link
JP (1) JPS59126685A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6260832B2 (enrdf_load_stackoverflow) 1987-12-18

Similar Documents

Publication Publication Date Title
US4933209A (en) Method of making a thin film recording head apparatus utilizing polyimide films
JPS59126685A (ja) リフトオフ法によるパタ−ン形成法
JPS60230650A (ja) 微細パタ−ンの製作法
JPS6037734A (ja) パタ−ン形成方法
JPS62145703A (ja) 金属薄膜コイルの製造方法
JP2705253B2 (ja) 導体パターン形成方法と磁気ヘッドの製造方法
JPH01128522A (ja) レジストパターンの形成方法
JPS61245532A (ja) 薄膜のパタ−ニング方法
JPS584928A (ja) 薄膜パタ−ン形成方法
JPS61245533A (ja) 薄膜のパタ−ニング方法
JPH0348498B2 (enrdf_load_stackoverflow)
JPH01194334A (ja) 半導体集積回路の製造方法
JPS58115835A (ja) 半導体装置の埋込配線形成方法
JPS61245531A (ja) 薄膜のパタ−ニング方法
JPS5857728A (ja) イオンミ−リングによるパタ−ン形成方法
JPS5928068B2 (ja) 光導電薄膜の形成法
JPS59165220A (ja) 薄膜磁気ヘツドおよびその製造方法
JPH11354634A (ja) 配線基板、抵抗線基板、薄膜デバイス、フォトレジストの形成方法および配線基板の製造方法
JPS63110656A (ja) 配線層の形成方法
JPH03263834A (ja) 半導体装置の製造方法
JPS6160426B2 (enrdf_load_stackoverflow)
JPS61224713A (ja) 導体パタ−ンの形成方法
JPS61187235A (ja) 半導体装置の製造方法
JPS6340392A (ja) パタ−ン形成法
JPS59163828A (ja) 微細パタ−ンの形成方法